

Z80 Assembly Language

Notes about assembly language on the Z80

Z80 Assembly Language

Notes about assembly language on the Z80

Title Z80 Assembly Language
Subtitle Notes about assembly language on the Z80
Author Peter Mount, Area51.dev & Contributors
Copyright CC BY-SA

CC BY-SA version 4.0 license

You are free to:

1. **Share** — copy and redistribute the material in any medium or format
2. **Adapt** — remix, transform, and build upon the material or any purpose, even commercially.

This license is acceptable for Free Cultural Works.

The licensor cannot revoke these freedoms as long as you follow the license terms.

Under the following terms:

1. **Attribution** — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
2. **ShareAlike** — If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.
3. **No additional restrictions** — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.

Notices:

You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.

You can read the full license here: <https://creativecommons.org/licenses/by-sa/4.0/>

Table of Contents

- 1 [About the Z80](#)
 - 1.1 [Z80 Registers](#)
 - 1.2 [Z80 Status Flags](#)
 - 1.3 [Addresses](#)
 - 1.4 [Pin Layout](#)
 - 2 [Timing](#)
 - 3 [Opcodes](#)
 - 3.1 [Load](#)
 - 3.1.1 [LD \(dd\),n](#)
 - 3.1.2 [LD \(dd\),s](#)
 - 3.1.3 [LD \(nn\),s](#)
 - 3.1.4 [LD A,I and LDA A,R](#)
 - 3.1.5 [LD dd,nn](#)
 - 3.1.6 [LD r,s](#)
 - 3.1.7 [LD s,\(nn\)](#)
 - 3.1.8 [LD SP,s](#)
 - 3.2 [Arithmetic](#)
 - 3.2.1 [ADD without carry](#)
 - 3.2.1.1 [ADD r without carry](#)
 - 3.2.1.2 [ADD n without carry](#)
 - 3.2.1.3 [ADD \(dd\) without carry](#)
 - 3.2.1.4 [ADD ss to HL without carry](#)
 - 3.2.2 [ADC Add with Carry](#)
 - 3.2.2.1 [ADC 8 bit add with Carry](#)
 - 3.2.2.2 [ADC 16 bit add with Carry](#)
 - 3.2.3 [SUB Subtract without Carry](#)
 - 3.2.4 [SBC Subtract with Carry](#)
 - 3.2.5 [AND](#)
 - 3.2.6 [OR](#)
 - 3.2.7 [XOR](#)
 - 3.2.8 [INC Increment](#)
 - 3.2.8.1 [INC 8-bit Increment](#)
 - 3.2.8.2 [INC 16-bit Increment](#)
 - 3.2.9 [DEC Decrement](#)
 - 3.2.9.1 [DEC 8-bit Decrement](#)
 - 3.2.9.2 [DEC 16-bit Decrement](#)
 - 3.2.10 [CP](#)
 - 3.3 [Program Flow](#)
 - 3.3.1 [Jump absolute](#)
 - 3.3.2 [Jump Relative](#)
 - 3.3.3 [Call subroutine](#)
 - 3.3.4 [Return from Subroutine](#)
 - 3.3.5 [RST](#)
 - 3.3.6 [Return from Interrupt](#)
 - 3.4 [Stack](#)
 - 3.5 [Rotate and Shift](#)
 - 3.5.1 [RL Rotate bits left with Carry](#)
 - 3.5.2 [RLC Rotate bits left with Carry](#)
 - 3.5.3 [RR Rotate bits right with Carry](#)
 - 3.5.4 [RRC Rotate bits right with Carry](#)
 - 3.5.5 [SLA Shift bits left with Carry](#)
 - 3.5.6 [SRA Rotate bits right with Carry](#)
 - 3.5.7 [SRL Rotate bits right with Carry](#)
 - 3.5.8 [RLD](#)
 - 3.5.9 [RRD](#)
 - 3.6 [Bit Manipulation](#)
 - 3.6.1 [BIT](#)
 - 3.6.2 [RES](#)
 - 3.6.3 [SET](#)
 - 3.7 [Exchanges](#)
 - 3.8 [Block Copy or Search of memory](#)
 - 3.8.1 [Block Copy](#)
 - 3.8.2 [Block Search of memory](#)
 - 3.9 [Input/Output](#)
 - 3.9.1 [IN A,\(n\)](#)
 - 3.9.2 [IN r,\(C\)](#)
 - 3.9.3 [OUT \(C\),r](#)
 - 3.9.4 [OUT \(n\),A](#)
 - 3.9.5 [Block read from port](#)
 - 3.9.6 [Block write to port](#)
 - 3.10 [Miscellaneous Instructions](#)
 - 3.10.1 [NOP No Operation](#)
 - 3.10.2 [CPL Invert Accumulator](#)
 - 3.10.3 [NEG Negate Accumulator \(two's compliment\)](#)
 - 3.10.4 [HALT the cpu](#)
 - 3.10.5 [CCF Compliment Carry Flag](#)
 - 3.10.6 [SCF Set Carry Flag](#)
 - 3.10.7 [DI EI Interrupt enable](#)
 - 3.10.8 [IM Interrupt Mode](#)
 - 3.10.9 [DAA](#)
 - 3.11 [Undocumented Instructions](#)
 - 3.11.1 [Dual Shift Operations](#)
 - 3.11.1.1 [RL Rotate bits left with Carry and store in register](#)
 - 3.11.1.2 [RLC Rotate bits left with Carry and store in register](#)
 - 3.11.1.3 [RR Rotate bits right with Carry and store in register](#)
 - 3.11.1.4 [RRC Rotate bits right with Carry and store in register](#)
 - 3.11.1.5 [SLA Shift bits left with Carry and store in register](#)
 - 3.11.1.6 [SLL Shift left Logical and store in register](#)
 - 3.11.1.7 [SRA Rotate bits right with Carry and store in register](#)
 - 3.11.1.8 [SRL Rotate bits right with Carry and store in register](#)
 - 3.11.2 [IX and IY registers](#)
 - 3.11.2.1 [LD IX undocumented instructions](#)
 - 3.11.2.2 [LD IY undocumented instructions](#)
 - 3.11.2.3 [Undocumented Math instructions with the IX register](#)
 - 3.11.2.4 [Undocumented Math instructions with the IY register](#)
 - 3.11.3 [SLL Shift Left Logical](#)
 - 3.11.4 [Test bit in \(IX+d\)](#)
 - 3.11.5 [RES Reset bit in \(IX+d\) and copy into register r](#)
 - 3.11.6 [RES Reset bit in \(IY+d\) and copy into register r](#)
 - 3.11.7 [SET bit in \(IX+d\) and copy into register r](#)
 - 3.11.8 [SET bit in \(IY+d\) and copy into register r](#)
- 4 [Decoding Instructions](#)
 - 4.1 [Arithmetic Instructions](#)
 - 4.2 [Program Flow Instructions](#)

- 4.3 [Increment Decrement Instructions](#)
- 4.4 [LD Load instructions](#)
- 4.5 [Miscellaneous Instructions](#)
- 4.6 [Rotate Instructions](#)
- 4.7 [Decoding CB Prefix](#)
- 4.8 [Decoding ED Prefix](#)
- 4.9 [Decoding DD and FD Prefixes](#)
- 5 [Optimizing code](#)
- 5.1 [Accumulator](#)
- 5.2 [Comparisons](#)
- 5.3 [Math](#)
- 5.4 [Bit Shifting](#)
- 6 [reference](#)
- 6.1 [Instruction List by name](#)
- 6.2 [Instruction List by opcode](#)
- 6.3 [Opcode Matrix](#)

This section covers assembly language for the Z80 Microprocessor used on machines like the ZX Spectrum, Amstrad CPC and CP/M based machines.

1 - About the Z80

About the Z80

The Z80 is an 8-bit microprocessor introduced by Zilog as the startup company's first product. The Z80 was conceived by Federico Faggin in late 1974 and developed by him and his 11 employees starting in early 1975. The first working samples were delivered in March 1976, and it was officially introduced on the market in July 1976. With the revenue from the Z80, the company built its own chip factories and grew to over a thousand employees over the following two years.

The Zilog Z80 is a software-compatible extension and enhancement of the Intel 8080 and, like it, was mainly aimed at embedded systems. Although used in that role, the Z80 also became one of the most widely used CPUs in desktop computers and home computers from the 1970s to the mid-1980s. It was also common in military applications, musical equipment such as synthesizers (like the Roland Jupiter-8), and coin operated arcade games of the late 1970s and early 1980s including Pac-Man.

1.1 - Z80 Registers

About the Registers available on the Z80

The Z80 contains 208 bits of memory that are available to the programmer as registers.

Z80 Registers

Register Set				Special Purpose Registers	
Main		Alternate			
Accumulator	Flags	Accumulator	Flags	Interrupt Vector	Memory Refresh
A	F	A'	F'	I	R
B	C	B'	C'	Index Register IX	Index Register IY
D	E	D'	E'	Stack Pointer SP	
H	H	H'	L'	Program Counter PC	

Accumulator and Flag registers

The Z80 provides two independent 8-bit accumulators each with an associated flag register. The programmer can switch between the two pairs with the [EX AF, AF'](#) instruction.

General Purpose registers

Two matched sets of general purpose registers are available, each set containing six 8-bit registers: B, C, D, E, H and L.

These registers are also arranged to provide 3 16-bit registers: BC, DE and HL.

The HL register pair is usually used for addressing memory and has more instructions available to it for this purpose than BC or DE register pairs.

The programmer can switch between the main (BC, DE and HL) and alternate (BC', DE' and HL') set of general purpose registers with the [EXX](#) instruction.

PC Program Counter

The program counter holds the 16-bit address of the current instruction being fetched from memory. The Program Counter is automatically incremented after its contents are transferred to the address lines. When a program jump occurs, the new value is automatically placed in the Program Counter, overriding the incrementer.

SP Stack Pointer

The stack pointer holds the 16-bit address of the current top of a stack located anywhere in external system RAM. The external stack memory is organized as a last-in first-out (LIFO) file. Data can be pushed onto the stack using the [PUSH](#) instructions or popped off of the stack using the [POP](#) instructions.

1.2 - Z80 Status Flags

The Flag registers, F and F', supply information to the user about the status of the Z80 CPU at any particular time. Each of these two Flag registers contains 6 bits of status information that are set or cleared by CPU operations; bits 3 and 5 are not used.

Four of these bits (C, P/V, Z, and S) can be tested for use with conditional JUMP, CALL, or RETURN instructions.

The H and N flags cannot be tested; these two flags are used for BCD arithmetic.

7	6	5	4	3	2	1	0
S	Z		H		P/V	N	C

C Carry

The Carry Flag (C) is set or cleared depending on the operation being performed.

For ADD instructions that generate a Carry, and for SUB instructions that generate a Borrow, the Carry Flag is set.

The Carry Flag is reset by an ADD instruction that does not generate a Carry, and by a SUB instruction that does not generate a Borrow.

This saved Carry facilitates software routines for extended precision arithmetic.

Additionally, the DAA instruction sets the Carry Flag if the conditions for making the decimal adjustment are met.

For the RLA, RRA, RLS, and RRS instructions, the Carry bit is used as a link between the least-significant byte (LSB) and the most-significant byte (MSB) for any register or memory location. During the RLCA, RLC, and SLA instructions, the Carry flag contains the final value shifted out of bit 7 of any register or memory location. During the RRCA, RRC, SRA, and SRL instructions, the Carry flag contains the final value shifted out of bit 0 of any register or memory location.

For the logical instructions AND, OR, and XOR, the Carry flag is reset.

The Carry flag can also be set by the Set Carry Flag (SCF) instruction and complemented by the Compliment Carry Flag (CCF) instruction.

Z Zero

The Zero Flag (Z) is set (1) or cleared (0) if the result generated by the execution of certain instructions is 0.

For 8-bit arithmetic and logical operations, the Z flag is set to a 1 if the resulting byte in the Accumulator is 0. If the byte is not 0, the Z flag is reset to 0.

For Compare (search) instructions, the Z flag is set to 1 if the value in the Accumulator is equal to the value in the memory location indicated by the value of the register pair HL.

When testing a bit in a register or memory location, the Z flag contains the complemented state of the indicated bit.

When inputting or outputting a byte between a memory location and an INI, IND, OUTI, or OUTD I/O device, if the result of decrementing Register B is 0, then the Z flag is 1; otherwise, the Z flag is 0. Additionally, for byte inputs from I/O devices using IN r, (C), the Z flag is set to indicate a 0-byte input.

P/V Parity Overflow

The Parity/Overflow (P/V) Flag is set to a specific state depending on the operation being performed.

Overflow

For arithmetic operations, this flag indicates an overflow condition when the result in the Accumulator is greater than the maximum possible number (+127) or is less than the minimum possible number (-128). This overflow condition is determined by examining the sign bits of the operands.

For addition, operands with different signs never cause overflow. When adding operands with similar signs and the result contains a different sign, the Overflow Flag is set.

For subtraction, overflow can occur for operands of unlike signs. Operands of alike signs never cause overflow.

Another method for identifying an overflow is to observe the Carry to and out of the sign bit. If there is a Carry in and no Carry out, or if there is no Carry in and a Carry out, then an Overflow has occurred.

Parity

This flag is also used with logical operations and rotate instructions to indicate the resulting parity is even. The number of 1 bits in a byte are counted. If the total is Odd, ODD parity is flagged (i.e., P = 0). If the total is even, even parity is flagged (i.e., P = 1).

When inputting a byte from an I/O device with an IN r, (C) instruction, the P/V Flag is adjusted to indicate data parity.

Alternate usage

During the CPI, CPIR, CPD, and CPDR search instructions and the LDI, LDIR, LDD, and LDDR block transfer instructions, the P/V Flag monitors the state of the Byte Count (BC) Register. When decrementing, if the byte counter decrements to 0, the flag is cleared to 0; otherwise the flag is set to 1.

During the LD A, I and LD A, R instructions, the P/V Flag is set with the value of the interrupt enable flip-flop (IFF2) for storage or testing.

S Sign

The Sign Flag (S) stores the state of the most-significant bit of the Accumulator (bit 7). When the Z80 CPU performs arithmetic operations on signed numbers, the binary twos-complement notation is used to represent and process numeric information.

A positive number is identified by a 0 in Bit 7. A negative number is identified by a 1.

The binary equivalent of the magnitude of a positive number is stored in bits 0 to 6 for a total range of from 0 to 127.

A negative number is represented by the twos complement of the equivalent positive number. The total range for negative numbers is from -1 to -128.

When inputting a byte from an I/O device to a register using an IN r, (C) instruction, the S Flag indicates either positive (S = 0) or negative (S = 1) data.

N Add/Subtract

The Add/Subtract Flag (N) is used by the Decimal Adjust Accumulator instruction (DAA) to distinguish between the ADD and SUB instructions.

For ADD instructions, N is cleared to 0. For SUB instructions, N is set to 1.

H Half Carry

The Half Carry Flag (H) is set (1) or cleared (0) depending on the Carry and Borrow status between bits 3 and 4 of an 8-bit arithmetic operation. This flag is used by the Decimal Adjust Accumulator (DAA) instruction to correct the result of a packed BCD add or subtract operation.

For ADD instructions, H is set if a carry occurs from bit 3 to bit 4. For SUB instructions, H is set if a borrow from bit 4 occurs.

1.3 - Addresses

The addresses used by the Z80

The Z80 uses a fixed set of addresses in Page 0 of the address space:

Address	Instruction	Usage
0000	RST 0	Initial power on RST 0 instruction is invoked. RESET pin is held low
0008	RST 1	RST 1 instruction is invoked.
0010	RST 2	RST 2 instruction is invoked.
0018	RST 3	RST 3 instruction is invoked.
0020	RST 4	RST 4 instruction is invoked.
0028	RST 5	RST 5 instruction is invoked.
0030	RST 6	RST 6 instruction is invoked.
0038	RST 7	RST 7 instruction is invoked. INT Maskable Interrupt handler when in Interrupt Mode 1
0066		NMI interrupt handler

Addresses 0x0000...0x003F are used by the 8 RST instructions with 8 bytes available for each. RST 0 is also the start address for when the processor powers on or is reset.

1.4 - Pin Layout

The physical Z80 processor

General pins

A₀...A₁₅ Address Bus

Address Bus (output, active High, tristate). A₀...A₁₅ form a 16-bit Address Bus, which provides the addresses for memory data bus exchanges (up to 64 KB) and for I/O device exchanges.

D₀...D₇ Data Bus

D₀...D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

CLK Clock (input)

Single-phase MOS-level clock.

System Control

M1 Machine Cycle One (output, active Low)

M1, together with MREQ, indicates that the current machine cycle is the op code fetch cycle of an instruction execution. M1, when operating together with IORQ, indicates an interrupt acknowledge cycle.

MREQ Memory Request (output, active Low, tristate)

MREQ indicates that the address bus holds a valid address for a memory read or a memory write operation.

IORQ Input/Output Request (output, active Low, tristate)

IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

RD Read (output, active Low, tristate)

RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

WR Write (output, active Low, tristate)

WR indicates that the CPU data bus contains valid data to be stored at the addressed memory or I/O location.

RFSH Refresh (output, active Low)

RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

Bus Control

BUSACK Bus Acknowledge


The BUSACK pin indicates to the requesting device that the CPU address bus, data bus and control signals MREQ, IORQ, RD and WR have entered their high-impedance states and other devices on the bus can control those lines.

BUSREQ Bus Request

BUSREQ contains a higher priority than NMI and is always recognized at the end of the current machine cycle.

BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD and WR to enter a high-impedance state so that other devices can control these lines. BUSREQ is normally wired OR and requires an external pull-up for these applications.

Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAM.



CPU Control

$\overline{\text{HALT}}$ HALT State (output, active Low)

$\overline{\text{HALT}}$ indicates that the CPU has executed a **HALT** instruction and is waiting for either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. During $\overline{\text{HALT}}$, the CPU executes **NOPs** to maintain memory refreshes.

$\overline{\text{WAIT}}$ WAIT (input, active Low)

$\overline{\text{WAIT}}$ communicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a WAIT state as long as this signal is active. Extended WAIT periods can prevent the CPU from properly refreshing dynamic memory.

$\overline{\text{INT}}$ Interrupt Request (input, active Low)

An Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wired-OR and requires an external pull-up for these applications.

$\overline{\text{NMI}}$ Nonmaskable Interrupt (input, negative edge-triggered)

$\overline{\text{NMI}}$ contains a higher priority than $\overline{\text{INT}}$. $\overline{\text{NMI}}$ is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066h.

$\overline{\text{RESET}}$ Reset (input, active Low)

$\overline{\text{RESET}}$ initializes the CPU as follows:

- it resets the interrupt enable flip-flop,
- clears the Program Counter and registers I and R,
- sets the interrupt status to Mode 0.

During reset time, the address and data bus enter a high-impedance state, and all control output signals enter an inactive state. $\overline{\text{RESET}}$ must be active for a minimum of three full clock cycles before a reset operation is complete.

2 - Timing


How the system clock relates to processor speed

The Z80 processor executes instructions as a series of basic operations:

- Memory access
- I/O device access
- Interrupt acknowledge

Each of these operations is known as a Machine cycle (M-cycle), which can take between 3 and 6 T-Cycles to execute, although this can be extended by the WAIT signal. A T-cycle (Time Cycle) is one cycle of the system clock.


The following diagram shows an example of a single instruction that reads from memory and writes back.



Basic CPU Timing Example

Opcode fetch

The Opcode fetch takes 4 T-cycles:



Instruction Opcode Fetch

T1 Sets the Address bus $A_{0..15}$ to the current value of the program counter.

T2 Reads the opcode during the second half of the cycle.


T3 and T4 has the refresh address set on the Address Bus. This is to allow dynamic ram to be refreshed.

Memory Access

Memory access cycles are generally three T-cycles long unless wait states are requested by memory via the WAIT signal.

Memory Read Cycle


For a memory read the MREQ and RD signals are pulled low once the address bus is stable.



Memory Read Cycle

Memory Write Cycle

For a memory write the $\overline{\text{MREQ}}$ and $\overline{\text{WR}}$ signals are pulled low once the address bus is stable.



Memory Write Cycle

$\overline{\text{WR}}$ goes inactive half a T-State before the address and data bus contents are changed to support different types of memory.


I/O Cycles

I/O operations are similar to memory, except the $\overline{\text{IORQ}}$ signal is used instead of $\overline{\text{MREQ}}$ to indicate that devices not memory should respond.

Also an additional wait state is inserted after T-State 2. The reason for this single wait state insertion is that during I/O operations, the period from when the $\overline{\text{IORQ}}$ signal goes active until the CPU must sample the $\overline{\text{WAIT}}$ line is short. Without this extra state, sufficient time does not exist for an I/O port to decode its address and activate the $\overline{\text{WAIT}}$ line if a wait is required. Additionally, without this wait state, it is difficult to design MOS I/O devices that can operate at full CPU speed. During this wait state period, the $\overline{\text{WAIT}}$ request signal is sampled.

I/O Read Cycle


During a read I/O operation, the $\overline{\text{RD}}$ line is used to enable the addressed port onto the data bus, just as in the case of a memory read.



I/O Read Cycle

I/O Write Cycle

During a write I/O operation, the $\overline{\text{WR}}$ line is used to enable the addressed port onto the data bus, just as in the case of a memory write.



I/O Write Cycle

3 - Opcodes

Instruction Set

Instruction Notation Summary

Notation	Description
<i>r</i>	Identifies any of the registers A, B, C, D, E, H or L
(HL)	Identifies the contents of the memory location whose address is specified by the contents of the HL register pair.
(IX + d)	Identifies the contents of the memory location, whose address is specified by the contents of the Index register pair IX plus the signed displacement d
(IY + d)	Identifies the contents of the memory location, whose address is specified by the contents of the Index register pair IY plus the signed displacement d
<i>n</i>	Identifies a one-byte unsigned integer expression in the range (0 to 255)
<i>nn</i>	Identifies a two-byte unsigned integer expression in the range (0 to 65535) (0x0000 to 0xFFFF)
<i>b</i>	Identifies a one-byte signed integer expression in the range (-128 to +127)
<i>e</i>	Identifies a one-byte signed integer expression in the range (-126 to +129) for relative jump offset from current location
<i>cc</i>	Identifies the status of the Flag Register as any of (NZ, Z, NC, C, PO, PE, P or M) for the conditional jumps, calls, and return instructions
<i>qq</i>	Identifies any of the register pairs BC, DE, HL or AF
<i>ss</i>	Identifies any of the register pairs BC, DE, HL or SP
<i>pp</i>	Identifies any of the register pairs BC, DE, IX or SP
<i>rr</i>	Identifies any of the register pairs BC, DE, IY or SP
<i>s</i>	Identifies any of <i>r</i> , <i>n</i> , (HL) , (IX+d) or (IY+d)
<i>m</i>	Identifies any of <i>r</i> , (HL) , (IX+d) or (IY+d)

3.1 - Load

Load registers, data & memory

3.1.1 - LD (dd), n

Load number into memory

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$(HL) \leftarrow n$

LD (HL), n

0	0	1	1	0	1	1	0	36
n								

$(IX + d) \leftarrow n$

LD (IX+d), n

1	1	0	1	1	1	0	1	DD
0	0	1	1	0	1	1	0	36
d								
n								

$(IY + d) \leftarrow n$

LD (IY+d), n

1	1	1	1	1	1	0	1	FD
0	0	1	1	0	1	1	0	36
d								
n								

Flags Affected

None.

Opcode Matrix

	(HL)	(IX+d)	(IY+d)
n	LD (HL), n 2 10 36nn	LD (IX+d), n 4 19 DD36nnnn	LD (IY+d), n 4 19 FD36nnnn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Implicit
	Opcode hex		

3.1.2 - LD (dd), s

Store register into memory via register

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

(BC) ← A

LD (BC), A

0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---

02

(DE) ← A

LD (DE), A

0	0	0	1	0	0	1	0
---	---	---	---	---	---	---	---

12

(HL) ← r

LD (HL), r

0	1	1	1	0	r		
---	---	---	---	---	---	--	--

(IX + d) ← r

LD (IX+d), r

1	1	0	1	1	1	0	1
0	1	1	1	0	r		
d							

DD

(IY + d) ← r

LD (IY+d), r

1	1	1	1	1	1	0	1
0	1	1	1	0	r		
d							

FD

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

None.

Opcode Matrix

	A	B	C	D	E	H	L
(HL)	LD (HL), A 1 77 7	LD (HL), B 1 70 7	LD (HL), C 1 71 7	LD (HL), D 1 72 7	LD (HL), E 1 73 7	LD (HL), H 1 74 7	LD (HL), L 1 75 7
	(BC) LD (BC), A 1 02 7						
(DE) LD (DE), A 1 12 7							
(IX+d)	LD (IX+d), A 3 19 3 DD77nn	LD (IX+d), B 3 19 3 DD70nn	LD (IX+d), C 3 19 3 DD71nn	LD (IX+d), D 3 19 3 DD72nn	LD (IX+d), E 3 19 3 DD73nn	LD (IX+d), H 3 19 3 DD74nn	LD (IX+d), L 3 19 3 DD75nn
	(IY+d) LD (IY+d), A 3 19 3 FD77nn	LD (IY+d), B 3 19 3 FD70nn	LD (IY+d), C 3 19 3 FD71nn	LD (IY+d), D 3 19 3 FD72nn	LD (IY+d), E 3 19 3 FD73nn	LD (IY+d), H 3 19 3 FD74nn	LD (IY+d), L 3 19 3 FD75nn

Opcode Matrix Legend

Instruction			
Size bytes	Cycle count	Memory	
Opcode hex			

3.1.3 - LD (nn), s

Store register into memory via address

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$(nn) \leftarrow A$

LD (nn), A

0	0	1	1	0	0	1	0	32
7	nn						0	
15							8	

$(nn + 1) \leftarrow dd_h, (nn) \leftarrow dd_l$

LD (nn), dd

1	1	1	0	1	1	0	1	ED
0	1	dd	0	0	1	1		
7	nn						0	
15							8	

$(nn + 1) \leftarrow H, (nn) \leftarrow L$

LD (nn), HL

0	0	1	0	0	0	1	0	22
7	nn						0	
15							8	

$(nn + 1) \leftarrow IX_h, (nn) \leftarrow IX_l$

LD (nn), IX

1	1	0	1	1	1	0	1	DD
0	0	1	0	0	0	1	0	22
7	nn						0	
15							8	

$(nn + 1) \leftarrow IY_h, (nn) \leftarrow IY_l$

LD (nn), IY

1	1	1	1	1	1	0	1	FD
0	0	1	0	0	0	1	0	22
7	nn						0	
15							8	

Flags Affected

None.

Opcode Matrix

	A	BC	DE	HL	IX	IY	SP
(nn)	LD (nn), A 3 13 32nnnn			LD (nn), HL 3 16 22nnnn			
(nn)		LD (nn), BC 4 20 ED43nnnn	LD (nn), DE 4 20 ED53nnnn	LD (nn), HL 4 20 ED63nnnn	LD (nn), IX 4 20 DD22nnnn	LD (nn), IY 4 20 FD22nnnn	LD (nn), SP 4 20 ED73nnnn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

3.1.4 - LD A,I and LDA A,R

8-bit register instructions

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow I$

LDA, I

1	1	1	0	1	1	0	1	ED
0	1	0	1	0	1	1	1	57

$A \leftarrow R$

LDA, R

1	1	1	0	1	1	0	1	ED
0	1	0	1	1	1	1	1	5F

Flags Affected

Flags **s** **z** - - - **p/v** - -

s Set if the source register is negative

z Set if the source register is 0

p/v Contains contents of IFF2,
0 if an interrupt occurs during the instruction running

Opcode Matrix

	I	R
A	LD A, I 2 9 2 ED57	LD A, R 2 9 2 ED5F

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Special
	Opcode hex		

3.1.5 - LD dd, nn

Load 16-bit number

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$dd \leftarrow nn$

LD dd, nn

0	0	dd	0	0	0	1		
7	nn						0	
15							8	

$IX \leftarrow nn$

LD IX, nn

1	1	0	1	1	1	0	1	DD
0	0	1	0	0	0	0	1	21
7	nn						0	
15							8	

$IY \leftarrow nn$

LD IY, nn

1	1	1	1	1	1	0	1	FD
0	0	1	0	0	0	0	1	21
7	nn						0	
15							8	

Flags Affected

None.

Opcode Matrix

	BC	DE	HL	IX	IY	SP
nn	LD BC, nn 3 10 01nnnn	LD DE, nn 3 10 11nnnn	LD HL, nn 3 10 21nnnn	LD IX, nn 4 14 DD21nnnn	LD IY, nn 4 14 FD21nnnn	LD SP, nn 3 10 31nnnn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Implicit
	Opcode hex		

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

3.1.6 - LD r, s

8-bit register instructions

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$r \leftarrow r'$

LD r, r'

0	1	r			r'		
---	---	---	--	--	----	--	--

$r \leftarrow n$

LD r, n

0	0	r			1	1	0
n							

$A \leftarrow (BC)$

LD A, (BC)

0	0	0	0	1	0	1	0
---	---	---	---	---	---	---	---

0A

$A \leftarrow (DE)$

LD A, (DE)

0	0	0	1	1	0	1	0
---	---	---	---	---	---	---	---

1A

$r \leftarrow (HL)$

LD r, (HL)

0	1	r			1	1	0
---	---	---	--	--	---	---	---

$r \leftarrow (IX + d)$

LD r, (IX+d)

1	1	0	1	1	1	0	1
0	1	r			1	1	0
d							

DD

$r \leftarrow (IY + d)$

LD r, (IY+d)

1	1	1	1	1	1	0	1
0	1	r			1	1	0
d							

FD

$I \leftarrow A$

LD I, A

1	1	1	0	1	1	0	1
0	1	0	0	0	1	1	1

ED
47

$R \leftarrow A$

LD R, A

1	1	1	0	1	1	0	1
0	1	0	0	1	1	1	1

ED
4F

Flags Affected

None.

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(BC)	(DE)	(IX+d)	(IY+d)	n
A	LD A, A 1 7F	LD A, B 4 78	LD A, C 4 79	LD A, D 4 7A	LD A, E 4 7B	LD A, H 4 7C	LD A, L 4 7D	LD A, (HL) 4 7E	LD A, (BC) 7 0A	LD A, (DE) 7 1A	LD A, (IX+d) 3 DD7Enn	LD A, (IY+d) 3 FD7Enn	LD A, n 2 3Enn
B	LD B, A 1 47	LD B, B 4 40	LD B, C 4 41	LD B, D 4 42	LD B, E 4 43	LD B, H 4 44	LD B, L 4 45	LD B, (HL) 4 46			LD B, (IX+d) 3 DD46nn	LD B, (IY+d) 3 FD46nn	LD B, n 2 06nn
C	LD C, A 1 4F	LD C, B 4 48	LD C, C 4 49	LD C, D 4 4A	LD C, E 4 4B	LD C, H 4 4C	LD C, L 4 4D	LD C, (HL) 4 4E			LD C, (IX+d) 3 DD4Enn	LD C, (IY+d) 3 FD4Enn	LD C, n 2 0Enn
D	LD D, A 1 57	LD D, B 4 50	LD D, C 4 51	LD D, D 4 52	LD D, E 4 53	LD D, H 4 54	LD D, L 4 55	LD D, (HL) 4 56			LD D, (IX+d) 3 DD56nn	LD D, (IY+d) 3 FD56nn	LD D, n 2 16nn
E	LD E, A 1 5F	LD E, B 4 58	LD E, C 4 59	LD E, D 4 5A	LD E, E 4 5B	LD E, H 4 5C	LD E, L 4 5D	LD E, (HL) 4 5E			LD E, (IX+d) 3 DD5Enn	LD E, (IY+d) 3 FD5Enn	LD E, n 2 1Enn
H	LD H, A 1 67	LD H, B 4 60	LD H, C 4 61	LD H, D 4 62	LD H, E 4 63	LD H, H 4 64	LD H, L 4 65	LD H, (HL) 4 66			LD H, (IX+d) 3 DD66nn	LD H, (IY+d) 3 FD66nn	LD H, n 2 26nn
L	LD L, A 1 6F	LD L, B 4 68	LD L, C 4 69	LD L, D 4 6A	LD L, E 4 6B	LD L, H 4 6C	LD L, L 4 6D	LD L, (HL) 4 6E			LD L, (IX+d) 3 DD6Enn	LD L, (IY+d) 3 FD6Enn	LD L, n 2 2Enn
I	LD I, A 2 ED47												
R	LD R, A 2 ED4F												

Opcode Matrix Legend

Instruction	Cycle count	Register	Memory	Implicit	Special
Size bytes	Opcode hex				

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.1.7 - LD s, (nn)

Load register from memory

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow (nn)$

LD A, (nn)

0	0	1	1	1	0	1	0	3A
7	nn						0	
15							8	

$H \leftarrow (nn + 1), L \leftarrow (nn)$

LD HL, (nn)

0	0	1	0	1	0	1	0	2A
7	nn						0	
15							8	

$dd_h \leftarrow (nn + 1), dd_l \leftarrow (nn)$

LD dd, (nn)

1	1	1	0	1	1	0	1	ED
0	1	dd	1	0	1	1		
7	nn						0	
15							8	

$IX_h \leftarrow (nn + 1), IX_l \leftarrow (nn)$

LD IX, (nn)

1	1	0	1	1	1	0	1	DD
0	0	1	0	1	0	1	0	2A
7	nn						0	
15							8	

$IY_h \leftarrow (nn + 1), IY_l \leftarrow (nn)$

LD IY, (nn)

1	1	1	1	1	1	0	1	FD
0	0	1	0	1	0	1	0	2A
7	nn						0	
15							8	

Flags Affected

None.

Opcode Matrix

	A	BC	DE	HL	IX	IY	SP
(nn)	LD A, (nn) 3 13 3Annnn			LD HL, (nn) 3 16 2Annnn			
(nn)		LD BC, (nn) 4 20 ED4Bnnnn	LD DE, (nn) 4 20 ED5Bnnnn	LD HL, (nn) 4 20 ED6Bnnnn	LD IX, (nn) 4 20 DD2Annnn	LD IY, (nn) 4 20 FD2Annnn	LD SP, (nn) 4 20 ED7Bnnnn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

3.1.8 - LD SP, s

Set Stack Pointer from register

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$SP \leftarrow HL$

LD SP,HL

1	1	1	1	1	0	0	1	F9
---	---	---	---	---	---	---	---	----

$SP \leftarrow IX$

LD SP,IX

1	1	0	1	1	1	0	1	DD
1	1	1	1	1	0	0	1	F9

$SP \leftarrow IY$

LD SP,IY

1	1	1	1	1	1	0	1	FD
1	1	1	1	1	0	0	1	F9

Flags Affected

None.

Opcode Matrix

	HL	IX	IY
SP	LD SP, HL 1 6 F9	LD SP, IX 2 6 2 DDF9	LD SP, IY 2 6 FDF9

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register
	Opcode hex		

3.2 - Arithmetic

Arithmetic

3.2.1 - ADD without carry

Addition without carry

The **ADD** instruction performs an addition without carry. Any overflow from the addition will be passed on to the carry flag.

3.2.1.1 - ADD r without carry

Addition of a register without carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow A + r$

ADD A, r

1	0	0	0	0	r			
---	---	---	---	---	---	--	--	--

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags **s** **z** **-** **h** **-** **-** **-** **-**

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 3

Opcode Matrix

	A	B	C	D	E	H	L
A	1 ADD A,A 87 4 1	1 ADD A,B 80 4 1	1 ADD A,C 81 4 1	1 ADD A,D 82 4 1	1 ADD A,E 83 4 1	1 ADD A,H 84 4 1	1 ADD A,L 85 4 1

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register
	Opcode hex		

3.2.1.2 - ADD n without carry

Addition of a number without carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow A + n$

ADD A, n

1	1	0	0	0	1	1	0	C6
n								

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 3
- p/v** set if overflow
- c** set if carry from bit 7

Opcode Matrix

	n
A	2 ADD A,n C6nn 7

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Implicit
	Opcode hex		

3.2.1.3 - ADD (dd) without carry

Addition of memory without carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow A + (HL)$

ADD A, (HL)

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

 86

$A \leftarrow A + (IX + d)$

ADD A, (IX+d)

1	1	0	1	1	1	0	1
1	0	0	0	0	1	1	0
d							

 DD
86

$A \leftarrow A + (IY + d)$

ADD A, (IY+d)

1	1	1	1	1	1	0	1
1	0	0	0	0	1	1	0
d							

 FD
86

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 3
- p/v** set if overflow
- c** set if carry from bit 7

Opcode Matrix

	(HL)	(IX+d)	(IY+d)
A	ADD A,(HL) 1 7 86	ADD A,(IX+d) 3 19 DD86nn	ADD A,(IY+d) 3 19 FD86nn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

3.2.1.4 - ADD ss to HL without carry

Addition without carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$HL \leftarrow HL + dd$

ADD HL, dd

0	0	dd	1	0	0	1
---	---	----	---	---	---	---

$IX \leftarrow IX + pp$

ADD IX, pp

1	1	0	1	1	1	0	1
0	0	pp	1	0	0	1	

$IY \leftarrow IY + mm$

ADD IY, mm

1	1	1	1	1	1	0	1
0	0	mm	1	0	0	1	

Registers

Value	dd	mm	pp
00	BC	BC	BC
01	DE	DE	DE
10	HL	IY	IX
11	SP	SP	SP

Flags Affected

Flags

s	z	-	h	-	-	-	c
---	---	---	---	---	---	---	---

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 11
- c** set if carry from bit 15

Opcode Matrix

	BC	DE	HL	SP	IX	IY
HL	ADD HL,BC 1 09 11 1	ADD HL,DE 1 19 11 1	ADD HL,HL 1 29 11 1	ADD HL,SP 1 39 11 1		
IX	ADD IX,BC 2 DD09 15 2	ADD IX,DE 2 DD19 15 2		ADD IX,SP 2 DD39 15 2	ADD IX,IX 2 DD29 15 2	
IY	ADD IY,BC 2 FD09 15 2	ADD IY,DE 2 FD19 15 2		ADD IY,SP 2 FD39 15 2		ADD IY,IY 2 FD29 15 2

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register
	Opcode hex		

3.2.2 - ADC Add with Carry

Addition with carry

The **ADC** instruction performs an addition with carry. If carry is set then it will be included in the calculation whilst any overflow from the addition will be passed on to the carry flag.

3.2.2.1 - ADC 8 bit add with Carry

Addition with carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$A \leftarrow A + r + \text{Carry}$$

ADC A,r

1	0	0	0	1	r		
---	---	---	---	---	---	--	--

$$A \leftarrow A + n + \text{Carry}$$

ADC A,n

1	1	0	0	1	1	1	0	CE
n								

$$A \leftarrow A + (HL) + \text{Carry}$$

ADC A, (HL)

1	0	0	0	1	1	1	0	8E
---	---	---	---	---	---	---	---	----

$$A \leftarrow A + (IX + d) + \text{Carry}$$

ADC A, (IX + d)

1	1	0	1	1	1	0	1	DD
1	0	0	0	1	1	1	0	8E
d								

$$A \leftarrow A + (IY + d) + \text{Carry}$$

ADC A, (IY + d)

1	1	1	1	1	1	0	1	FD
1	0	0	0	1	1	1	0	8E
d								

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 3
- p/v** set if overflow
- c** set if carry from bit 7

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
A	ADCA A 1 8F 4 1	ADCA B 1 88 4 1	ADCA C 1 89 4 1	ADCA D 1 8A 4 1	ADCA E 1 8B 4 1	ADCA H 1 8C 4 1	ADCA L 1 8D 4 1	ADCA (HL) 1 8E 7 3	ADCA (IX+d) 19 3 DD8Enn	ADCA (IY+d) 19 3 FD8Enn	ADCA n 2 CEnn 7

Opcode Matrix Legend

Instruction	Register	Memory	Implicit
Size bytes			
Opcode hex			
Cycle count			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.2.2.2 - ADC 16 bit add with Carry

Addition with carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$HL \leftarrow HL + ss + Carry$

ADC HL, dd

1	1	1	0	1	1	0	1	ED
0	1	dd	1	0	1	0	0	

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

Flags Affected

Flags	s	z	-	h	-	p/v	-	c
--------------	----------	----------	----------	----------	----------	------------	----------	----------

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 11
- p/v** set if overflow
- c** set if carry from bit 15

Opcode Matrix

	BC	DE	HL	SP
HL	ADC HL,BC 2 15 ED4A	ADC HL,DE 2 15 ED5A	ADC HL,HL 2 15 ED6A	ADC HL,SP 2 15 ED7A

Opcode Matrix Legend

Instruction	Register
Size bytes	Cycle count
Opcode hex	

3.2.3 - SUB Subtract without Carry

Subtraction without Carry

$$A \leftarrow A - s$$

This s operand is any of r, n, (HL), (IX+d), or (IY+d).

These possible op code/operand combinations are assembled as follows in the object code:

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SUB r

1	0	0	1	0	r		
---	---	---	---	---	---	--	--

SUB n

1	1	0	1	0	1	1	0
n							

SUB (HL)

1	0	0	1	0	1	1	0
---	---	---	---	---	---	---	---

SUB (IX+d)

1	1	0	1	1	1	0	1
1	0	0	1	0	1	1	0
d							

SUB (IY+d)

1	1	1	1	1	1	0	1
1	0	0	1	0	1	1	0
d							

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** set if borrow from bit 4
- p/v** set if overflow
- c** set if borrow

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
A	SUB A,A 1 97	SUB A,B 4 90	SUB A,C 1 91	SUB A,D 4 92	SUB A,E 1 93	SUB A,H 4 94	SUB A,L 1 95	SUB A,(HL) 7 96	SUB A,(IX+d) 3 DD96nn	SUB A,(IY+d) 3 FD96nn	SUB A,n 2 D6nn

Opcode Matrix Legend

Size bytes	Instruction Cycle count Opcode hex	Register	Memory	Implicit
------------	--	----------	--------	----------

3.2.4 - SBC Subtract with Carry

Subtraction with Carry

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$A \leftarrow A - r - \text{Carry}$

SBC A, r

1	0	0	1	1	r		
---	---	---	---	---	---	--	--

$A \leftarrow A - n - \text{Carry}$

SBC A,n

1	1	0	1	1	1	1	0	DE
---	---	---	---	---	---	---	---	----

$A \leftarrow A - (HL) - \text{Carry}$

SBC A, (HL)

1	0	0	1	1	1	1	0	9E
---	---	---	---	---	---	---	---	----

$A \leftarrow A - (IX + d) - \text{Carry}$

SBC A, (IX+d)

1	1	0	1	1	1	0	1	DD
1	0	0	1	1	1	1	0	9E
d								

$A \leftarrow A - (IY + d) - \text{Carry}$

SBC A, (IY+d)

1	1	1	1	1	1	0	1	FD
1	0	0	1	1	1	1	0	9E
d								

$A \leftarrow A - ss - \text{Carry}$

SBC HL, ss

1	1	1	0	1	1	0	1	ED
0	1	dd		0	0	1	0	

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** set if borrow from bit 4
- p/v** set if overflow
- c** set if borrow

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n	BC	DE	HL	SP
A	SBC A,A 1 9F	SBC A,B 4 98	SBC A,C 4 99	SBC A,D 4 9A	SBC A,E 4 9B	SBC A,H 4 9C	SBC A,L 4 9D	SBC A,(HL) 7 9E	SBC A,(IX+d) 7 DD9Enn	SBC A,(IY+d) 19 FD9Enn	SBC A,n 2 DEnn				
HL												SBC HL,BC 2 ED42	SBC HL,DE 2 ED52	SBC HL,HL 2 ED62	SBC HL,SP 2 ED72

Opcode Matrix Legend

Instruction	Cycle count	Register	Memory	Implicit
Size bytes	Opcode hex			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

3.2.5 - AND

Binary AND

$$A \leftarrow A \wedge s$$

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

AND r

1	0	1	0	0	r		
---	---	---	---	---	---	--	--

AND n

1	1	1	0	0	1	1	0
n							

AND(HL)

1	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---

AND (IX+d)

1	1	0	1	1	1	0	1
1	0	1	0	0	1	1	0
d							

AND (IY+d)

1	1	1	1	1	1	0	1
1	0	1	0	0	1	1	0
d							

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

s set if result negative

z set if result is 0

h set

p/v set if overflow

c reset

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
A	AND A,A 1 A7 4 1	AND A,B 4 1 A0 4 1	AND A,C 4 1 A1 4 1	AND A,D 4 1 A2 4 1	AND A,E 4 1 A3 4 1	AND A,H 4 1 A4 4 1	AND A,L 4 1 A5 4 1	AND A,(HL) 4 1 A6 7	AND A,(IX+d) 3 3 DDA6nn 19 3	AND A,(IY+d) 3 3 FDA6nn 19 3	AND A,n 2 E6nn 7

Opcode Matrix Legend

Instruction	Register	Memory	Implicit
Size bytes	Cycle count		
Opcode hex			

3.2.6 - OR

Binary OR

$$A \leftarrow A \vee s$$

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

OR r

1	0	1	1	0	r		
---	---	---	---	---	---	--	--

OR n

1	1	1	1	0	1	1	0
n							

OR (HL)

1	0	1	1	0	1	1	0
---	---	---	---	---	---	---	---

OR (IX+d)

1	1	0	1	1	1	0	1
1	0	1	1	0	1	1	0
d							

OR (IY+d)

1	1	1	1	1	1	0	1
1	0	1	1	0	1	1	0
d							

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if overflow
- c** reset

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
A	OR A,A 1 B7 4 1	OR A,B 4 1 B0	OR A,C 4 1 B1	OR A,D 4 1 B2	OR A,E 4 1 B3	OR A,H 4 1 B4	OR A,L 4 1 B5	OR A,(HL) 7 B6	OR A,(IX+d) 3 DDB6nn	OR A,(IY+d) 3 FDB6nn	OR A,n 2 F6nn 7

Opcode Matrix Legend

Instruction	Register	Memory	Implicit
Size bytes	Cycle count		
Opcode hex			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.2.7 - XOR

Binary Exclusive OR

$$A \leftarrow A \oplus s$$

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

XOR r

1	0	1	0	1	r		
---	---	---	---	---	---	--	--

XOR n

1	1	1	0	1	1	1	0	EE
n								

XOR (HL)

1	0	1	0	1	1	1	0	AE
---	---	---	---	---	---	---	---	----

XOR (IX+d)

1	1	0	1	1	1	0	1	DD
1	0	1	0	1	1	1	0	AE
d								

XOR (IY+d)

1	1	1	1	1	1	0	1	FD
1	0	1	0	1	1	1	0	AE
d								

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if overflow
- c** reset

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
A	XOR A,A 1 AF	XOR A,B 4 AB	XOR A,C 4 A9	XOR A,D 4 AA	XOR A,E 4 AB	XOR A,H 4 AC	XOR A,L 4 AD	XOR A,(HL) 7 AE	XOR A,(IX+d) 3 DDAEnn	XOR A,(IY+d) 3 FDAEnn	XOR A,n 2 EEnn

Opcode Matrix Legend

Instruction	Register	Memory	Implicit
Size bytes	Cycle count		
Opcode hex			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.2.8 - INC Increment

Increment by 1

INC increments either an 8-bit register or an 16-bit register pair.

3.2.8.1 - INC 8-bit Increment

Increment 8-bit register by 1

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$s \leftarrow r + 1$$

INC r

0	0	r			1	0	0
---	---	---	--	--	---	---	---

$$(HL) \leftarrow (HL) + 1$$

INC (HL)

0	0	1	1	0	1	0	0
---	---	---	---	---	---	---	---

34

$$(IX + d) \leftarrow (IX + d) + 1$$

INC (IX+d)

1	1	0	1	1	1	0	1
0	0	1	1	0	1	0	0
d							

DD
34

$$(IY + d) \leftarrow (IY + d) + 1$$

INC (IY+d)

1	1	1	1	1	1	0	1
0	0	1	1	0	1	0	0
d							

FD
34

Flags Affected

Flags

s	z	-	h	-	p/v	-	-
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** set if carry from bit 3
- p/v** set if register was 0x7F before operation, reset otherwise

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
Op	INCA 1 3C	INCB 4 04	INCC 4 0C	INCD 4 14	INCE 4 1C	INCH 4 24	INCL 4 2C	INC(HL) 11 34	INC(IX+d) 3 DD34nn	INC(IY+d) 3 FD34nn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register	Memory
	Opcode hex			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.2.8.2 - INC 16-bit Increment

Increment 16-bit register pair by 1

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$dd \leftarrow dd + 1$

INC qq

0	0	dd	0	0	1	1
---	---	----	---	---	---	---

$IX \leftarrow IX + 1$

INC IX

1	1	0	1	1	1	0	1	DD
0	0	1	0	0	0	1	1	23

$IY \leftarrow IY + 1$

INC IY

1	1	1	1	1	1	0	1	FD
0	0	1	0	0	0	1	1	23

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

Flags Affected

None.

Opcode Matrix

	BC	DE	HL	SP	IX	IY
Op	INC BC 1 03	INC DE 6 1 13	INC HL 6 1 23	INC SP 6 1 33	INC IX 6 2 DD23	INC IY 10 2 FD23

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register
	Opcode hex		

3.2.9 - DEC Decrement

Decrement

DEC decrements either an 8-bit register or an 16-bit register pair.

3.2.9.1 - DEC 8-bit Decrement

Decrement

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$r \leftarrow r - 1$$

DEC r

0	0	r				1	0	1
---	---	---	--	--	--	---	---	---

$$(HL) \leftarrow (HL) - 1$$

DEC (HL)

0	0	1	1	0	1	0	1
---	---	---	---	---	---	---	---

$$(IX + d) \leftarrow (IX + d) - 1$$

DEC (IX+d)

1	1	0	1	1	1	0	1	DD
0	0	1	1	0	1	0	1	35
d								

$$(IY + d) \leftarrow (IY + d) - 1$$

DEC (IY+d)

1	1	1	1	1	1	0	1	FD
0	0	1	1	0	1	0	1	35
d								

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags

s	z	-	h	-	p/v	-	-
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** set if borrow from bit 4
- p/v** set if register was 0x80 before operation, reset otherwise

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
Op	DEC A 1 3D	DEC B 4 05	DEC C 4 0D	DEC D 4 15	DEC E 4 1D	DEC H 4 25	DEC L 4 2D	DEC (HL) 11 35	DEC (IX+d) 3 DD35nn	DEC (IY+d) 3 FD35nn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register	Memory
	Opcode hex			

3.2.9.2 - DEC 16-bit Decrement

Decrement 16-bit register pair

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$dd \leftarrow dd - 1$

DEC dd

0	0	dd	1	0	1	1
---	---	----	---	---	---	---

$IX \leftarrow IX - 1$

DEC IX

1	1	0	1	1	1	0	1	DD
0	0	1	0	1	0	1	1	2B

$IY \leftarrow IY - 1$

DEC IY

1	1	1	1	1	1	0	1	FD
0	0	1	0	1	0	1	1	2B

Registers

Value	dd
00	BC
01	DE
10	HL
11	SP

Flags Affected

None.

Opcode Matrix

	BC	DE	HL	SP	IX	IY
Op	DEC BC 1 0B	DEC DE 1 1B	DEC HL 1 2B	DEC SP 1 3B	DEC IX 2 DD2B	DEC IY 2 FD2B

Opcode Matrix Legend

Instruction	Cycle count	Register
Size bytes	Opcode hex	

3.2.10 - CP

Comparison

A – s

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

CP r

1	0	1	1	1	r		
---	---	---	---	---	---	--	--

CP n

1	1	1	1	1	1	1	0
n							

CP (HL)

1	0	1	1	1	1	1	0
---	---	---	---	---	---	---	---

CP (IX+d)

1	1	0	1	1	1	0	1
1	0	1	1	1	1	1	0
d							

CP (IY+d)

1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	0
d							

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** set if borrow from bit 4
- p/v** set if overflow
- c** set if borrow

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)	n
Op	CP A 1 BF	CP B 4 1 B8	CP C 4 1 B9	CP D 4 1 BA	CP E 4 1 BB	CP H 4 1 BC	CP L 4 1 BD	CP (HL) 7 BE	CP (IX+d) 3 DDBEnn	CP (IY+d) 3 FDBEnn	CP n 2 FEnn

Opcode Matrix Legend

Instruction	Register	Memory	Implicit
Size bytes	Cycle count		
Opcode hex			


3.3 - Program Flow

Jump, Call and Return


3.3.1 - Jump absolute




PC ← nn




PC ← nn} if ccc = true




PC ← HL



PC ← IX



PC ← IY



Conditions

ccc	Abbrev	Condition	Flag
000	NZ	Non Zero	Z
001	Z	Zero	
010	NC	No Carry	C
011	C	Carry	
100	PO	Parity Odd	P/V
101	PE	Parity Even	
110	P	Sign Positive	S
111	M	Sign Negative	

Jumps to 16bit registers

Although the instruction **JP (HL)** looks like it's using indirect addressing, it doesn't. It takes the address in **HL** as the new **PC**, so it should be read as if it's **JP HL**.

The same applies for **JP (IX)** and **JP (IY)** - the actual register is used not the value at that address.


Flags Affected

None.

Opcode Matrix

	Uncond	C	NC	Z	NZ	PE	PO	N	P
JP nn	JP nn 3 10 C3nnnn	JP C,nn 3 10 DAnnnn	JP NC,nn 3 10 D2nnnn	JP Z,nn 3 10 CAnnnn	JP NZ,nn 3 10 C2nnnn	JP PE,nn 3 10 EAnnnn	JP PO,nn 3 10 E2nnnn	JP N,nn 3 10 FAnnnn	JP P,nn 3 10 F2nnnn
JP (HL)	JP (HL) 1 4 E9								
JP (IX)	JP (IX) 2 8 DDE9								
JP (IY)	JP (IY) 2 8 FDE9								

Opcode Matrix Legend



3.3.2 - Jump Relative

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$PC \leftarrow PC + e$$

JR e

0	0	0	1	1	0	0	0
e-2							

$$PC \leftarrow (PC) + e \text{ if } cc = true$$

JR cc, e

0	0	1	cc	0	0	0	0
e-2							

$$B \leftarrow B - 1$$

$$PC \leftarrow PC + e \text{ if } B = 0$$

DJNZ e

0	0	0	1	0	0	0	0
e-2							

Conditions

cc	Abbrev	Condition	Flag
00	NZ	Non Zero	Z
01	Z	Zero	
10	NC	No Carry	C
11	C	Carry	

Relative Jumps

For relative instructions the offset is taken from the address of the op code so is in the range -126 to 129. Assemblers usually account for the difference where the value in memory is e-2.

Timing

For JR then when a jump takes place then it takes 12(4,3,5) T-States whilst no jump 7(4,3) T-States.

For DJNZ if the jump takes place then it takes 13 (5,3,5) T-States. If no jump then 8 (5,3) T-States.

Flags Affected

None.

Opcode Matrix

	Uncond	C	NC	Z	NZ	B!=0
JR e	JR e 2 12 18nn	JR C,e 2 12 38nn	JR NC,e 2 12 30nn	JR Z,e 2 12 28nn	JR NZ,e 2 12 20nn	
DJNZ e						DJNZ e 2 13 10nn


Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Flow
	Opcode hex		

3.3.3 - Call subroutine


7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$(SP - 1) \leftarrow PC_h$
 $(SP - 2) \leftarrow PC_l$
 $SP \leftarrow SP - 2$
 $PC \leftarrow nn$



$(SP - 1) \leftarrow PC_h$
 $(SP - 2) \leftarrow PC_l$
 $SP \leftarrow SP - 2$
 $PC \leftarrow nn$

} if ccc = true



Conditions

ccc	Abbrev	Condition	Flag
000	NZ	Non Zero	Z
001	Z	Zero	
010	NC	No Carry	C
011	C	Carry	
100	PO	Parity Odd	P/V
101	PE	Parity Even	
110	P	Sign Positive	S
111	M	Sign Negative	

Timing

All call operation's take 17 (4,3,4,3,3) T-States, except for the conditional ones when the condition has not been met. In those instances it takes 10(4,3,3) T-States.

Flags Affected

None.

Opcode Matrix

	Uncond	C	NC	Z	NZ	PE	PO	N	P
CALL nn	CALL nn 3 17 CDnnnn	CALL C,nn 3 17 DCnnnn	CALL NC,nn 3 17 D4nnnn	CALL Z,nn 3 17 Cnnnn	CALL NZ,nn 3 17 C4nnnn	CALL PE,nn 3 17 Ecnnn	CALL PO,nn 3 17 E4nnnn	CALL N,nn 3 17 Fnnnn	CALL P,nn 3 17 F4nnnn

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Flow
	Opcode hex		

3.3.4 - Return from Subroutine

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$PC_l \leftarrow (SP)$
 $PC_h \leftarrow (SP + 1)$
 $SP \leftarrow SP + 2$

RET

1	1	0	0	1	0	0	1
---	---	---	---	---	---	---	---

$PC_l \leftarrow (SP)$
 $PC_h \leftarrow (SP + 1)$
 $SP \leftarrow SP + 2$

} if $ccc = true$

RET ccc

1	1	ccc	0	0	0
---	---	-----	---	---	---

Conditions

ccc	Abbrev	Condition	Flag
000	NZ	Non Zero	Z
001	Z	Zero	
010	NC	No Carry	C
011	C	Carry	
100	PO	Parity Odd	PV
101	PE	Parity Even	
110	P	Sign Positive	S
111	M	Sign Negative	

Timing

The unconditional RET takes 10 (4,3,3) T-States. The conditional RET takes 17(5,3,3) T-States if the condition is true and 5 T-States if false and no return was performed.

Flags Affected

None.

Opcode Matrix

	Uncond	C	NC	Z	NZ	PE	PO	N	P
RET	RET 1 10 C9	RET C 1 11 D8	RET NC 1 11 D0	RET Z 1 11 C8	RET NZ 1 11 C0	RET PE 1 11 E8	RET PO 1 11 E0	RET N 1 11 F8	RET P 1 11 F0

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Flow
	Opcode hex		

3.3.5 - RST

Invoke a Reset

RST performs a reset. Specifically it calls a routine at one of 8 addresses at the base of memory. It is the equivalent of performing a **CALL** to that address except the **RST** instruction is just 1 byte compared to 3 for **CALL** and is slightly faster.

$$(SP - 1) \leftarrow PC_h$$

$$(SP - 2) \leftarrow PC_l$$

$$SP \leftarrow SP - 2$$

$$PC_h \leftarrow 0$$

$$PC_l \leftarrow b * 8$$

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

7	6	5	4	3	2	1	0
1	1	b			1	1	1

Issues with RST instructions

Assemblers use different conventions for the **RST** instruction. Some use numbers 0...7 whilst others use the address of the code invoked. They are all equivalent, as there are just 8 possible instruction codes.

Address	OP Code	RST Instruction	Action
0000	C7	RST 0	Reset machine
0008	CF	RST 1 RST 8	Operating System Specific
0010	D7	RST 2 RST \$10 RST 16	
0018	DF	RST 3 RST \$18 RST 24	
0020	E7	RST 4 RST \$20 RST 32	
0028	EF	RST 5 RST \$28 RST 40	
0030	F7	RST 6 RST \$30 RST 48	
0038	FF	RST 7 RST \$38 RST 56	Interrupt Handler in Mode 1

Flags Affected

None.

Opcode Matrix

		Reset routine							
		0	1	2	3	4	5	6	7
RST	1	RST 0 C7	RST 1 CF	RST 2 D7	RST 3 DF	RST 4 E7	RST 5 EF	RST 6 F7	RST 7 FF
	11	1	1	1	1	1	1	1	1

Opcode Matrix Legend

Instruction	Cycle count	Special
Size bytes	Opcode hex	

3.3.6 - Return from Interrupt

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$PC_l \leftarrow (SP)$
 $PC_h \leftarrow (SP + 1)$
 $SP \leftarrow SP + 2$

RETI

1	1	1	0	1	1	0	1	ED
0	1	0	0	1	1	0	1	4D

$PC_l \leftarrow (SP)$
 $PC_h \leftarrow (SP + 1)$
 $SP \leftarrow SP + 2$
 $IFF_1 \leftarrow IFF_2$

RETN

1	1	1	0	1	1	0	1	ED
0	1	0	0	0	1	0	1	45

Flags Affected

None.

Opcode Matrix

	RETI	RETN
Op	RETI 2 14 ED4D	RETN 2 14 ED45

Opcode Matrix Legend

Instruction	Interrupt
Size bytes	
Opcode hex	
Cycle count	

3.4 - Stack

Push Pull onto the stack

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$(SP - 2) \leftarrow qq_l, (SP - 1) \leftarrow qq_h$$

PUSH qq

1	1	qq	0	1	0	1	
---	---	----	---	---	---	---	--

$$(SP - 2) \leftarrow IX_l, (SP - 1) \leftarrow IX_h$$

PUSH IX

1	1	0	1	1	1	0	1	DD
1	1	1	0	0	1	0	1	E5

$$(SP - 2) \leftarrow IY_l, (SP - 1) \leftarrow IY_h$$

PUSH IY

1	1	1	1	1	1	0	1	FD
1	1	1	0	0	1	0	1	E5

$$qq_h \leftarrow (SP - 1), qq_l \leftarrow (SP)$$

POP qq

1	1	qq	0	0	0	1	
---	---	----	---	---	---	---	--

$$IX_h \leftarrow (SP - 1), IX_l \leftarrow (SP)$$

POP IX

1	1	0	1	1	1	0	1	DD
1	1	1	0	0	0	0	1	E1

$$IY_h \leftarrow (SP - 1), IY_l \leftarrow (SP)$$

POP IY

1	1	1	1	1	1	0	1	FD
1	1	1	0	0	0	0	1	E1

Flags Affected

None.

Opcode Matrix

	AF	BC	DE	HL	IX	IY
PUSH	PUSH AF 1 11 F5	PUSH BC 1 11 C5	PUSH DE 1 11 D5	PUSH HL 1 11 E5	PUSH IX 2 15 DDE5	PUSH IY 2 15 FDE5
POP	POP AF 1 10 F1	POP BC 1 10 C1	POP DE 1 10 D1	POP HL 1 10 E1	POP IX 2 14 DDE1	POP IY 2 14 FDE1

Opcode Matrix Legend

Instruction	Memory
Size bytes Cycle count	
Opcode hex	

Registers


Value	qq
00	BC
01	DE
10	HL
11	AF

3.5 - Rotate and Shift

Rotate Shift instructions

3.5.1 - RL Rotate bits left with Carry

Rotate bits left with carry



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RLA

0	0	0	1	0	1	1	1
---	---	---	---	---	---	---	---

17

RL r

1	1	0	0	1	0	1	1
0	0	0	1	0	r		

CB

RL (HL)

1	1	0	0	1	0	1	1
0	0	0	1	0	1	1	0

16

RL (IX+d)

1	1	1	0	1	1	1	0	1
1	1	0	0	1	0	1	1	1
d								
0	0	0	1	0	1	1	0	0

16

RL (IY+d)

1	1	1	1	1	1	0	1	1
1	1	0	0	1	0	1	1	1
d								
0	0	0	1	0	1	1	0	0

16

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 7 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RL	RLA 1 17 4									
RL	RLA 2 CB17	RLB 8 2 CB10	RLC 8 2 CB11	RLD 8 2 CB12	RLE 8 2 CB13	RLH 8 2 CB14	RL L 8 2 CB15	RL (HL) 15 CB16	RL (IX+d) 4 DDCBnn16	RL (IY+d) 23 FDCBnn16

Opcode Matrix Legend

Instruction	Register	Memory
Size bytes		
Opcode hex		
Cycle count		

3.5.2 - RLC Rotate bits left with Carry

Rotate bits left with carry



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RLCA

0	0	0	0	0	1	1	1
---	---	---	---	---	---	---	---

07

RLC r

1	1	0	0	1	0	1	1
0	0	0	0	0	r		

CB

RLC (HL)

1	1	0	0	1	0	1	1
0	0	0	0	0	1	1	0

CB
06

RLC (IX+d)

1	1	0	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	0	0	1	1	0

DD
CB
06

RLC (IY+d)

1	1	1	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	0	0	1	1	0

FD
CB
06

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 7 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RLC	RLCA 1 07 4									
RLC	RLC A 2 CB07 8 2	RLC B 2 CB00 8 2	RLC C 2 CB01 8 2	RLC D 2 CB02 8 2	RLC E 2 CB03 8 2	RLC H 2 CB04 8 2	RLC L 2 CB05 8 2	RLC (HL) 2 CB06 8 2	RLC (IX+d) 4 DDCBnn06 23 4	RLC (IY+d) 23 FDCBnn06 23 4

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register	Memory
------------	---------------------------	-------------	----------	--------

3.5.3 - RR Rotate bits right with Carry

Rotate bits right with carry



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RRA

0	0	0	1	1	1	1	1
---	---	---	---	---	---	---	---

1F

RR r

1	1	0	0	1	0	1	1
0	0	0	1	1	r		

CB

RR (HL)

1	1	0	0	1	0	1	1
0	0	0	1	1	1	1	0

CB
1E

RR(IX+d)

1	1	0	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	1	1	1	1	0

DD
CB
1E

RR (IY+d)

1	1	1	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	1	1	1	1	0

FD
CB
1E

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 0 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RR	RRA 1 4									
RR	RR A 2 CB1F	RR B 2 CB18	RR C 2 CB19	RR D 2 CB1A	RR E 2 CB1B	RR H 2 CB1C	RR L 2 CB1D	RR (HL) 15 CB1E	RR (IX+d) 4 DDCBnn1E	RR (IY+d) 23 FDCBnn1E

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register	Memory
	Opcode hex			

3.5.4 - RRC Rotate bits right with Carry

Rotate bits left with carry



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RRC A

0	0	0	0	1	1	1	1
---	---	---	---	---	---	---	---

OF

RRC r

1	1	0	0	1	0	1	1
0	0	0	0	1	r		

CB

RRC (HL)

1	1	0	0	1	0	1	1
0	0	0	0	1	1	1	0

OE

RRC (IX+d)

1	1	0	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	0	1	1	1	0

OE

RRC (IY+d)

1	1	1	1	1	1	0	1
1	1	0	0	1	0	1	1
d							
0	0	0	0	1	1	1	0

OE

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **c**

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 0 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RRC	RRC A 1 4									
RRC	RRC A 2 8 CB0F	RRC B 2 8 CB08	RRC C 2 8 CB09	RRC D 2 8 CB0A	RRC E 2 8 CB0B	RRC H 2 8 CB0C	RRC L 2 8 CB0D	RRC (HL) 15 CB0E	RRC (IX+d) 4 23 DDCBnn0E	RRC (IY+d) 4 23 FDCBnn0E

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register	Memory
------------	---------------------------	-------------	----------	--------

3.5.5 - SLA Shift bits left with Carry

Shift bits left with carry



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SLA r

1	1	0	0	1	0	1	1	CB
0	0	1	0	0	r		0	

SLA (HL)

1	1	0	0	1	0	1	1	CB
0	0	1	0	0	1	1	0	26

SLA (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	0	1	1	0	26

SLA (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	0	1	1	0	26

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags	s	z	-	h	-	p/v	-	c
-------	---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 7 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
SLA	SLA A 2 CB27	SLA B 8 2 CB20	SLA C 8 2 CB21	SLA D 8 2 CB22	SLA E 8 2 CB23	SLA H 8 2 CB24	SLA L 8 2 CB25	SLA (HL) 15 CB26	SLA (IX+d) 4 DDCBnn26	SLA (IY+d) 23 FDCBnn26

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register	Memory
Opcode hex				

3.5.6 - SRA Rotate bits right with Carry

Rotate bits right with carry, bit 7 remains unchanged



An arithmetic shift right 1 bit position is performed on the contents of operand. The contents of bit 0 are copied to the Carry flag and the previous contents of bit 7 remain unchanged.

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SRA r								CB
1	1	0	0	1	0	1	1	r
0	0	1	0	1				

SRA (HL)								CB
1	1	0	0	1	0	1	1	2E
0	0	1	0	1	1	1	0	

SRA (IX+d)								DD
1	1	0	1	1	1	0	1	CB
1	1	0	0	1	0	1	1	
d								2E
0	0	1	0	1	1	1	0	

SRA (IY+d)								FD
1	1	1	1	1	1	0	1	CB
1	1	0	0	1	0	1	1	
d								2E
0	0	1	0	1	1	1	0	

Flags Affected

Flags	s	z	-	h	-	p/v	-	c
--------------	----------	----------	----------	----------	----------	------------	----------	----------

s set if result negative

z set if result is 0

h reset

p/v set if parity even, reset if parity odd

c data from bit 0 of source register

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
SRA	SRA A 2 CB2F	SRA B 8 2 CB28	SRA C 8 2 CB29	SRA D 8 2 CB2A	SRA E 8 2 CB2B	SRA H 8 2 CB2C	SRA L 8 2 CB2D	SRA (HL) 15 CB2E	SRA (IX+d) 4 DDCBnn2E	SRA (IY+d) 23 FDCBnn2E

Opcode Matrix Legend


Size bytes	Instruction	Cycle count	Register	Memory
	Opcode hex			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

3.5.7 - SRL Rotate bits right with Carry

Rotate bits right with carry, bit 7 is reset



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SRL r

1	1	0	0	1	0	1	1	CB
0	0	1	1	1	r			

SRL (HL)

1	1	0	0	1	0	1	1	CB
0	0	1	1	1	1	1	0	3E

SRL (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	1	1	1	0	3E

SRL (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	1	1	1	0	3E

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Flags Affected

Flags

s	z	-	h	-	p/v	-	c
---	---	---	---	---	-----	---	---

- s** set if result negative
- z** set if result is 0
- h** reset
- p/v** set if parity even, reset if parity odd
- c** data from bit 0 of source register

Opcode Matrix


	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
SRL	SRL A 2 CB3F	SRL B 8 2 CB38	SRL C 8 2 CB39	SRL D 8 2 CB3A	SRL E 8 2 CB3B	SRL H 8 2 CB3C	SRL L 8 2 CB3D	SRL (HL) 15 4 CB3E	SRL (IX+d) 23 4 DDCBnn3E	SRL (IY+d) 23 4 FDCBnn3E

Opcode Matrix Legend

Instruction	Register	Memory
Size bytes	Cycle count	
Opcode hex		

3.5.8 - RLD

Rotate bit pairs in A and (HL) left



7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
0	1	1	0	1	1	1	1	6F

The contents of the low-order four bits (bits 3, 2, 1, and 0) of the memory location (HL) are copied to the high-order four bits (7, 6, 5, and 4) of that same memory location; the previous contents of those high-order four bits are copied to the low-order four bits of the Accumulator (Register A); and the previous contents of the low-order four bits of the Accumulator are copied to the low-order four bits of memory location (HL). The contents of the high-order bits of the Accumulator are unaffected.

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **-**

s set if result negative

z set if result is 0

h reset

p/v set if parity even, reset if parity odd

Opcode Matrix


	(HL)
Op	RLD (HL) 2 18 ED6F

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

3.5.9 - RRD

Rotate bit pairs in A and (HL) right



7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
0	1	1	0	0	1	1	1	67

The contents of the low-order four bits (bits 3, 2, 1, and 0) of memory location (HL) are copied to the low-order four bits of the Accumulator (Register A). The previous contents of the low-order four bits of the Accumulator are copied to the high-order four bits (7, 6, 5, and 4) of location (HL); and the previous contents of the high-order four bits of (HL) are copied to the low-order four bits of (HL). The contents of the high-order bits of the Accumulator are unaffected.

Flags Affected

Flags **s** **z** **-** **h** **-** **p/v** **-** **-**

s set if result negative

z set if result is 0

h reset

p/v set if parity even, reset if parity odd

Opcode Matrix

	(HL)
Op	RRD (HL) 2 18 ED67

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

3.6 - Bit Manipulation

Bit Manipulation instructions

3.6.1 - BIT

Test if a specific bit is set

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$Z \leftarrow \overline{r_b}$$

BIT b, r

1	1	0	0	1	0	1	1	CB
0	1	b			r			

$$Z \leftarrow \overline{(HL)_b}$$

BIT b, (HL)

1	1	0	0	1	0	1	1	CB
0	1	b			1	1	0	

$$Z \leftarrow \overline{(IX+d)_b}$$

BIT b, (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	1	b			1	1	0	

$$Z \leftarrow \overline{(IY+d)_b}$$

BIT b, (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	1	b			1	1	0	

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

Flags Affected

-	z	-	h	-	-	n	-
---	----------	---	----------	---	---	----------	---

- z** set if the specified bit is 0
- h** set
- n** reset

Opcode Matrix

	Source									
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
BIT 0	BIT 0,A CB47	BIT 0,B CB40	BIT 0,C CB41	BIT 0,D CB42	BIT 0,E CB43	BIT 0,H CB44	BIT 0,L CB45	BIT 0,(HL) CB46	BIT 0,(IX+d) DDCBnn46	BIT 0,(IY+d) FDCBnn46
BIT 1	BIT 1,A CB4F	BIT 1,B CB48	BIT 1,C CB49	BIT 1,D CB4A	BIT 1,E CB4B	BIT 1,H CB4C	BIT 1,L CB4D	BIT 1,(HL) CB4E	BIT 1,(IX+d) DDCBnn4E	BIT 1,(IY+d) FDCBnn4E
BIT 2	BIT 2,A CB57	BIT 2,B CB50	BIT 2,C CB51	BIT 2,D CB52	BIT 2,E CB53	BIT 2,H CB54	BIT 2,L CB55	BIT 2,(HL) CB56	BIT 2,(IX+d) DDCBnn56	BIT 2,(IY+d) FDCBnn56
BIT 3	BIT 3,A CB5F	BIT 3,B CB58	BIT 3,C CB59	BIT 3,D CB5A	BIT 3,E CB5B	BIT 3,H CB5C	BIT 3,L CB5D	BIT 3,(HL) CB5E	BIT 3,(IX+d) DDCBnn5E	BIT 3,(IY+d) FDCBnn5E
BIT 4	BIT 4,A CB67	BIT 4,B CB60	BIT 4,C CB61	BIT 4,D CB62	BIT 4,E CB63	BIT 4,H CB64	BIT 4,L CB65	BIT 4,(HL) CB66	BIT 4,(IX+d) DDCBnn66	BIT 4,(IY+d) FDCBnn66
BIT 5	BIT 5,A CB6F	BIT 5,B CB68	BIT 5,C CB69	BIT 5,D CB6A	BIT 5,E CB6B	BIT 5,H CB6C	BIT 5,L CB6D	BIT 5,(HL) CB6E	BIT 5,(IX+d) DDCBnn6E	BIT 5,(IY+d) FDCBnn6E
BIT 6	BIT 6,A CB77	BIT 6,B CB70	BIT 6,C CB71	BIT 6,D CB72	BIT 6,E CB73	BIT 6,H CB74	BIT 6,L CB75	BIT 6,(HL) CB76	BIT 6,(IX+d) DDCBnn76	BIT 6,(IY+d) FDCBnn76
BIT 7	BIT 7,A CB7F	BIT 7,B CB78	BIT 7,C CB79	BIT 7,D CB7A	BIT 7,E CB7B	BIT 7,H CB7C	BIT 7,L CB7D	BIT 7,(HL) CB7E	BIT 7,(IX+d) DDCBnn7E	BIT 7,(IY+d) FDCBnn7E

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register	Memory
	Opcode hex			

3.6.2 - RES

Reset a specific bit

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$r_b \leftarrow 0$

RES b, r

1	1	0	0	1	0	1	1	CB
1	0	b			r			

$(HL)_b \leftarrow 0$

RES b, (HL)

1	1	0	0	1	0	1	1	CB
1	0	b			1	1	0	

$(IX + d)_b \leftarrow 0$

RES b, (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
1	0	b			1	1	0	

$(IY + d)_b \leftarrow 0$

RES b, (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
1	0	b			1	1	0	

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

Flags Affected

None.

Opcode Matrix

	Source									
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RES 0	RES 0,A CB87	RES 0,B CB80	RES 0,C CB81	RES 0,D CB82	RES 0,E CB83	RES 0,H CB84	RES 0,L CB85	RES 0,(HL) CB86	RES 0,(IX+d) DDCBnn86	RES 0,(IY+d) FDCBnn86
RES 1	RES 1,A CB8F	RES 1,B CB88	RES 1,C CB89	RES 1,D CB8A	RES 1,E CB8B	RES 1,H CB8C	RES 1,L CB8D	RES 1,(HL) CB8E	RES 1,(IX+d) DDCBnn8E	RES 1,(IY+d) FDCBnn8E
RES 2	RES 2,A CB97	RES 2,B CB90	RES 2,C CB91	RES 2,D CB92	RES 2,E CB93	RES 2,H CB94	RES 2,L CB95	RES 2,(HL) CB96	RES 2,(IX+d) DDCBnn96	RES 2,(IY+d) FDCBnn96
RES 3	RES 3,A CB9F	RES 3,B CB98	RES 3,C CB99	RES 3,D CB9A	RES 3,E CB9B	RES 3,H CB9C	RES 3,L CB9D	RES 3,(HL) CB9E	RES 3,(IX+d) DDCBnn9E	RES 3,(IY+d) FDCBnn9E
RES 4	RES 4,A CBA7	RES 4,B CBA0	RES 4,C CBA1	RES 4,D CBA2	RES 4,E CBA3	RES 4,H CBA4	RES 4,L CBA5	RES 4,(HL) CBA6	RES 4,(IX+d) DDCBnnA6	RES 4,(IY+d) FDCBnnA6
RES 5	RES 5,A CBAF	RES 5,B CBA8	RES 5,C CBA9	RES 5,D CBAA	RES 5,E CBAB	RES 5,H CBAC	RES 5,L CBAD	RES 5,(HL) CBAE	RES 5,(IX+d) DDCBnnAE	RES 5,(IY+d) FDCBnnAE
RES 6	RES 6,A CBB7	RES 6,B CBB0	RES 6,C CBB1	RES 6,D CBB2	RES 6,E CBB3	RES 6,H CBB4	RES 6,L CBB5	RES 6,(HL) CBB6	RES 6,(IX+d) DDCBnnB6	RES 6,(IY+d) FDCBnnB6
RES 7	RES 7,A CBBF	RES 7,B CBB8	RES 7,C CBB9	RES 7,D CBBA	RES 7,E CBBB	RES 7,H CBBC	RES 7,L CBBD	RES 7,(HL) CBBE	RES 7,(IX+d) DDCBnnBE	RES 7,(IY+d) FDCBnnBE

Opcode Matrix Legend

Instruction	Register	Memory
Size bytes	Cycle count	
Opcode hex		

3.6.3 - SET

Set a specific bit

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$r_b \leftarrow 1$

SET b, r

1	1	0	0	1	0	1	1	CB
1	1	b			r			

$(HL)_b \leftarrow 1$

SET b, (HL)

1	1	0	0	1	0	1	1	CB
1	1	b			1	1	0	

$(IX + d)_b \leftarrow 1$

SET b, (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
1	1	b			1	1	0	

$(IY + d)_b \leftarrow 1$

SET b, (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
1	1	b			1	1	0	

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

Flags Affected

None.

Opcode Matrix

	Source									
	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
SET 0	SET 0,A 2 8 CBC7	SET 0,B 2 8 CBC0	SET 0,C 2 8 CBC1	SET 0,D 2 8 CBC2	SET 0,E 2 8 CBC3	SET 0,H 2 8 CBC4	SET 0,L 2 8 CBC5	SET 0,(HL) 2 15 CBC6	SET 0,(IX+d) 4 23 DDCBnnC6	SET 0,(IY+d) 4 23 FDCBnnC6
SET 1	SET 1,A 2 8 CBCF	SET 1,B 2 8 CBC8	SET 1,C 2 8 CBC9	SET 1,D 2 8 CBCA	SET 1,E 2 8 CBCB	SET 1,H 2 8 CBCC	SET 1,L 2 8 CBCD	SET 1,(HL) 2 15 CBCE	SET 1,(IX+d) 4 23 DDCBnnCE	SET 1,(IY+d) 4 23 FDCBnnCE
SET 2	SET 2,A 2 8 CBD7	SET 2,B 2 8 CBD0	SET 2,C 2 8 CBD1	SET 2,D 2 8 CBD2	SET 2,E 2 8 CBD3	SET 2,H 2 8 CBD4	SET 2,L 2 8 CBD5	SET 2,(HL) 2 15 CBD6	SET 2,(IX+d) 4 23 DDCBnnD6	SET 2,(IY+d) 4 23 FDCBnnD6
SET 3	SET 3,A 2 8 CBDF	SET 3,B 2 8 CBD8	SET 3,C 2 8 CBD9	SET 3,D 2 8 CBDA	SET 3,E 2 8 CBDB	SET 3,H 2 8 CBDC	SET 3,L 2 8 CBDD	SET 3,(HL) 2 15 CBDE	SET 3,(IX+d) 4 23 DDCBnnDE	SET 3,(IY+d) 4 23 FDCBnnDE
SET 4	SET 4,A 2 8 CBE7	SET 4,B 2 8 CBE0	SET 4,C 2 8 CBE1	SET 4,D 2 8 CBE2	SET 4,E 2 8 CBE3	SET 4,H 2 8 CBE4	SET 4,L 2 8 CBE5	SET 4,(HL) 2 15 CBE6	SET 4,(IX+d) 4 23 DDCBnnE6	SET 4,(IY+d) 4 23 FDCBnnE6
SET 5	SET 5,A 2 8 CBEF	SET 5,B 2 8 CBE8	SET 5,C 2 8 CBE9	SET 5,D 2 8 CBEA	SET 5,E 2 8 CBEB	SET 5,H 2 8 CBEC	SET 5,L 2 8 CBED	SET 5,(HL) 2 15 CBEE	SET 5,(IX+d) 4 23 DDCBnnEE	SET 5,(IY+d) 4 23 FDCBnnEE
SET 6	SET 6,A 2 8 CBF7	SET 6,B 2 8 CBF0	SET 6,C 2 8 CBF1	SET 6,D 2 8 CBF2	SET 6,E 2 8 CBF3	SET 6,H 2 8 CBF4	SET 6,L 2 8 CBF5	SET 6,(HL) 2 15 CBF6	SET 6,(IX+d) 4 23 DDCBnnF6	SET 6,(IY+d) 4 23 FDCBnnF6
SET 7	SET 7,A 2 8 CBFF	SET 7,B 2 8 CBF8	SET 7,C 2 8 CBF9	SET 7,D 2 8 CBFA	SET 7,E 2 8 CBFB	SET 7,H 2 8 CBFC	SET 7,L 2 8 CBFD	SET 7,(HL) 2 15 CBFE	SET 7,(IX+d) 4 23 DDCBnnFE	SET 7,(IY+d) 4 23 FDCBnnFE

Opcode Matrix Legend

Instruction	Register	Memory
Size bytes	Cycle count	Opcode hex

3.7 - Exchanges

Exchange registers

These instructions exchange values between registers.

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$AF \leftrightarrow AF'$

EX AF, AF'

0	0	0	0	1	0	0	0
---	---	---	---	---	---	---	---

08

$BC \leftrightarrow BC', DE \leftrightarrow DE', HL \leftrightarrow HL'$

EXX

1	1	0	1	1	0	0	1
---	---	---	---	---	---	---	---

D9

$DE \leftrightarrow HL$

EX DE, HL

1	1	1	0	1	0	1	1
---	---	---	---	---	---	---	---

EB

$H \leftrightarrow (SP + 1), L \leftrightarrow (SP)$

EX (SP), HL

1	1	1	0	0	0	1	1
---	---	---	---	---	---	---	---

E3

$IX_H \leftrightarrow (SP + 1), IX_L \leftrightarrow (SP)$

EX (SP), IX

1	1	0	1	1	1	0	1
1	1	1	0	0	0	1	1

DD
E3

$IY_H \leftrightarrow (SP + 1), IY_L \leftrightarrow (SP)$

EX (SP), IY

1	1	1	1	1	1	0	1
1	1	1	0	0	0	1	1

FD
E3

EX AF, AF' (0x08) allows the programmer to switch between the two pairs of Accumulator flag registers.

EX DE, HL (0xEB) exchanges the values between those two registers.

EXX (0xD9) allows the programmer to switch BC, DE and HL and BC', DE' and HL' register pairs.

Internally these instructions toggles a flip-flop which determines which register or register set is the active one. This minimises how long the instruction takes as no data is transferred - just a single bit changes state.

EX (SP), HL exchanges HL with the last value pushed on the stack.

Flags Affected

None.

Opcode Matrix

	AF'	HL	IX	IY	BC',DE',HL'
AF	EX AF, AF' 1 08 4				
DE		EX DE, HL 1 EB 4			
(SP)		EX (SP), HL 1 E3 19 2	EX (SP), IX 2 DDE3 23	EX (SP), IY 2 FDE3 23	
BC,DE,HL					EXX 1 D9 4

Opcode Matrix Legend

Instruction	Register	Memory
Size bytes	Cycle count	
Opcode hex		

3.8 - Block Copy or Search of memory

Copy or search block of memory

3.8.1 - Block Copy

Copy block of memory

The Block copy instructions allow for data to be moved around in memory. The programmer needs to configure the 16 bit registers to define the properties of the move: **HL** is the source address to copy from; **DE** is the destination address to copy to; **BC** is the number of bytes to copy.

$$\left. \begin{array}{l} HL \leftarrow HL + 1 \\ DE \leftarrow DE + 1 \end{array} \right\} \text{if } D = 0 \\ \left. \begin{array}{l} HL \leftarrow HL - 1 \\ DE \leftarrow DE - 1 \end{array} \right\} \text{if } D = 1 \\ BC \leftarrow BC - 1$$

repeat while $\begin{cases} L = 1 \\ BC = 0 \end{cases}$

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
1	0	1	L	D	0	0	0	

D 0=Increment, 1=Decrement **HL** after each iteration.

L If set then if **BC** = 0 at the end of the instruction then $PC \leftarrow PC - 2$ so that the instruction is repeated. If **BC**=0 at start of a repeatable instruction then 65536 iterations will occur.

The **LD*** instructions then perform the equivalent of the following:

1. Copy a byte of memory from (**HL**) to (**DE**)
2. Decrement **BC** by one
3. **HL** and **DE** are either incremented (for **LDI/LDIR**) or decremented (for **LDD/LDDR**) by one.
4. The **LDIR** and **LDDR** instructions will loop back to step one if **BC** = 0

Timing

For the non-repeating instructions, they take 16(4,4,3,5) T-States to execute.

For the repeating instructions, they take either 21(4,4,3,5,5) T-States when they loop and 16(4,4,3,5) T-States when terminating.

Also note, that for these instructions the timing is for each iteration, not for the entire run. So if **LDIR** is run with **BC**=4 then the number of T-States for the entire operation would take 79(21+21+21+16) T-States.

Flags Affected

Flags	-	-	-	h	-	p/v	-	-
-------	---	---	---	----------	---	------------	---	---

h Reset

p/v Non-repeating: Set if **BC**-1 != 0, otherwise reset

Repeating: N/A as **BC**=0 after instruction completes

Opcode Matrix

	Increment	Decrement
Single Copy	LDI 2 EDA0 16	LDD 2 EDA8 16
Repeat Copy	LDIR 2 EDB0 21	LDDR 2 EDB8 21

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Memory
------------	---------------------------	-------------	--------

3.8.2 - Block Search of memory

Search block of memory

The Block compare instructions allow for data to be searched for in memory. The programmer needs to configure the following registers to define the properties of the search: **HL** is the source address to search from; **BC** is the number of bytes to search. **A** is set to the value to search for.

$$\left. \begin{array}{l} A - (HL) \\ HL \leftarrow HL + 1 \text{ if } D = 0 \\ HL \leftarrow HL - 1 \text{ if } D = 1 \\ BC \leftarrow BC - 1 \end{array} \right\} \text{repeat while } \left\{ \begin{array}{l} L = 1 \\ A = (HL) \\ BC = 0 \end{array} \right.$$

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
1	0	1	L	D	0	0	1	

D 0=Increment, 1=Decrement **HL** after each iteration.

L If set then if **BC** = 0 at the end of the instruction then $PC \leftarrow PC - 2$ so that the instruction is repeated. If **BC**=0 at start of a repeatable instruction then 65536 iterations will occur.

The **CP*** instructions compare memory against the Accumulator

1. Calculate difference between **A** and content of memory in (**HL**) to set/clear **Z** flag
2. Decrement **BC** by one
3. **HL** is either incremented (for **CPI/CPIR**) or decremented (for **CPD/CPDR**) by one.
4. The **CPIR** and **CPDR** instructions will loop back to step one if $A - (HL) = 0 \ \& \ BC = 0$
If the value was found then **HL** will be set to the byte after or before it depending on the direction being used.

Timing

For the non-repeating instructions, they take 16(4,4,3,5) T-States to execute.

For the repeating instructions, they take either 21(4,4,3,5,5) T-States when they loop and 16(4,4,3,5) T-States when terminating.

Also note, that for these instructions the timing is for each iteration, not for the entire run. So if **LDIR** is run with **BC**=4 then the number of T-States for the entire operation would take 79(21+21+21+16) T-States.

Flags Affected

Flags

s	z	-	h	-	p/v	-	-
----------	----------	---	----------	---	------------	---	---

- s** Set if result is negative
- z** Set if $A = (HL)$
- h** Borrow from bit 4, otherwise reset
- p/v** Non-repeating: Set if $BC-1 \neq 0$, otherwise reset
Repeating: N/A as **BC**=0 after instruction completes

Opcode Matrix

	Increment	Decrement
Single Search	CPI 2 EDA1 16	CPD 2 EDA9 16
Repeat Search	CPIR 2 EDB1 21	CPDR 2 EDB9 21

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Memory
	Opcode hex		

3.9 - Input/Output

Input Output instructions

3.9.1 - IN A, (n)

Read from port and store in A

$$A \leftarrow (n)$$

7	6	5	4	3	2	1	0
1	1	0	1	1	0	1	1
DB							
n							

This instruction places *n* onto the bottom half (A0...A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of the Accumulator also appear on the top half (A8...A15) of the address bus at this time. One byte from the selected port is placed on the data bus and written to the Accumulator (Register A).

Flags Affected

None.

Opcode Matrix

	A
IN (n)	IN A,(n) z DBnn 11

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Special
	Opcode hex		

3.9.2 - IN r,(C)

Read from port in C and store in a specific register

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$r \leftarrow (C)$$

IN r, (C)

1	1	1	0	1	1	0	1
0	1	r		0	0	0	
ED							

$$F \leftarrow (C)$$

IN F, (C)

1	1	1	0	1	1	0	1
0	1	1	1	0	0	0	0
ED 70							

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

The contents of Register C are placed on the bottom half (A0...7) of the address bus to select the I/O device at one of 256 possible ports. The contents of Register B are placed on the top half (A8...A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to register *r* in the CPU.

There is an [undocumented](#) code where *r*=%110 which sets the flag register.

This is actually documented in Zilog's Z80 CPU User Manual, 2016 edition Page 296. For this reason it's included on this page and not in the Undocumented instruction section.

Flags Affected

Flags

s	z	-	h	-	p/v	n	-
---	---	---	---	---	-----	---	---

- s** set if input data is negative
- z** set if input data is 0
- h** reset
- p/v** set if parity is even, reset if odd
- n** reset

Opcode Matrix

	A	B	C	D	E	H	L	F
IN (C)	IN A,(C) 12 2 ED7B	IN B,(C) 12 2 ED40	IN C,(C) 12 2 ED48	IN D,(C) 12 2 ED50	IN E,(C) 12 2 ED58	IN H,(C) 12 2 ED60	IN L,(C) 12 2 ED68	IN F,(C) 12 2 ED70

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Special	Undocumented
	Opcode hex			

3.9.3 - OUT (C), r

Write r to a port

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

(C) ← r

OUT (C), r

1	1	1	0	1	1	0	1	ED
0	1	r		0	0	0	1	

(C) ← F

OUT (C), F

1	1	1	0	1	1	0	1	ED
0	1	1	1	0	0	0	1	71

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

The contents of Register C are placed on the bottom half (A0...7) of the address bus to select the I/O device at one of 256 possible ports.

The contents of Register B are placed on the top half (A8...A15) of the address bus at this time.

Then the byte contained in r is placed on the data bus and written to the selected peripheral device.

There is an [undocumented](#) code where r=%110 which writes the flag register.

Unlike it's [IN F,\(C\)](#) counterpart, this instruction is completely undocumented, but it's here not in the undocumented section to be consistent.

Flags Affected

None.

Opcode Matrix

	A	B	C	D	E	H	L	F
OUT (C)	OUT(C),A 2 12 ED79	OUT(C),B 2 12 ED41	OUT(C),C 2 12 ED49	OUT(C),D 2 12 ED51	OUT(C),E 2 12 ED59	OUT(C),H 2 12 ED61	OUT(C),L 2 12 ED69	OUT(C),F 2 12 ED71

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Special	Undocumented
------------	---------------------------	-------------	---------	--------------

3.9.4 - OUT (n), A

Write A to a port

(n) ← A

7	6	5	4	3	2	1	0	
1	1	0	1	0	0	1	1	D3
n								

This instruction places n onto the bottom half (A0...A7) of the address bus to select the I/O device at one of 256 possible ports.

The contents of the Accumulator also appear on the top half (A8...A15) of the address bus at this time.

Then the byte contained in the Accumulator is placed on the data bus and written to the selected peripheral device.

Flags Affected

None.

Opcode Matrix

	A
OUT (n)	OUT(n),A 2 11 D3nn

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Special
------------	---------------------------	-------------	---------

3.9.5 - Block read from port

$$\left. \begin{array}{l} (HL) \leftarrow (C) \\ HL \leftarrow HL + 1 \text{ if } D = 0 \\ HL \leftarrow HL - 1 \text{ if } D = 1 \\ B \leftarrow B - 1 \end{array} \right\} \text{repeat while } L = 1 \text{ \& } B = 0$$

7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1
1	0	1	L	D	0	1	0

D 0=Increment, 1=Decrement **HL** after each iteration

L If set then if $B = 0$ then $PC \leftarrow PC - 2$ so that the instruction is repeated.

The contents of Register C are placed on the bottom half (A0...A7) of the address bus to select the I/O device at one of 256 possible ports.

Register B can be used as a byte counter, and its contents are placed on the top half (A8...15) of the address bus at this time.

Then one byte from the selected port is placed on the data bus and written to the CPU.

The contents of the HL register pair are then placed on the address bus and the input byte is written to the corresponding location of memory.

Finally, the byte counter is decremented and register pair HL is incremented.

Flags Affected

Flags

-	z	-	-	-	-	n	-
---	----------	---	---	---	---	----------	---

z set if $B = 0$, always true for repeat operations

n set

Opcode Matrix

	Increment	Decrement
Single	INI 2 16 EDA2	IND 2 16 EDAA
Repeat	INIR 2 21 EDB2	INDR 2 21 EDBA

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Special
	Opcode hex		

3.9.6 - Block write to port

$(C) \leftarrow (HL)$
 $HL \leftarrow HL + 1 \text{ if } D = 0$
 $HL \leftarrow HL - 1 \text{ if } D = 1$
 $B \leftarrow B - 1$

} repeat while $L = 1$ & $B = 0$

7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1
1	0	1	L	D	0	1	1

ED

D 0=Increment, 1=Decrement **HL** after each iteration

L If set then if $B = 0$ then $PC \leftarrow PC - 2$ so that the instruction is repeated.

The contents of Register C are placed on the bottom half (A0...A7) of the address bus to select the I/O device at one of 256 possible ports.

Register B can be used as a byte counter, and its contents are placed on the top half (A8...15) of the address bus at this time.

Then one byte from the address pointed to by **HL** is placed on the data bus and written to the port.

Finally, the byte counter is decremented and register pair HL is incremented.

Flags Affected

Flags

-	z	-	-	-	-	n	-
---	---	---	---	---	---	---	---

z set if $B = 0$, always true for repeat operations

n set

Opcode Matrix

	Increment	Decrement
Single	OUTI 2 16 EDA3	OUTD 2 16 EDAB
Repeat	OUTIR 2 21 EDB3	OUTDR 2 21 EDBB

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Special
	Opcode hex		

3.10 - Miscellaneous Instructions

Miscellaneous instructions

3.10.1 - NOP No Operation

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Opcode Matrix

	NOP	
OP	NOP 1 4 00	

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Special
------------	---------------------------	-------------	---------

3.10.2 - CPL Invert Accumulator

$A \leftarrow \bar{A}$

7	6	5	4	3	2	1	0
0	0	1	0	1	1	1	1

Flags Affected

Flags	-	-	-	h	-	-	n	-
--------------	---	---	---	----------	---	---	----------	---

h set

n set

Opcode Matrix

	CPL	
OP	CPL 1 4 2F	

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register
------------	---------------------------	-------------	----------

3.10.3 - NEG Negate Accumulator (two's compliment)

$A \leftarrow 0 - A$

7	6	5	4	3	2	1	0
1	1	1	0	1	1	0	1
0	1	0	0	0	1	0	0

Flags Affected

Flags	s	z	-	h	-	p/v	n	c
--------------	----------	----------	---	----------	---	------------	----------	----------

s set if result is negative

z set if result is 0

h set if borrow from bit 4

p/v set if Accumulator was 0x80 before operation

n set

c set if Accumulator was not 0x00 before operation

Opcode Matrix

	NEG	
OP	NEG 2 4 ED44	

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register
------------	---------------------------	-------------	----------

3.10.4 - HALT the cpu

7	6	5	4	3	2	1	0
0	1	1	1	0	1	1	0

76

Opcode Matrix

	HALT		
OP	1	76	4

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Special
------------	---------------------------	-------------	---------

3.10.5 - CCF Compliment Carry Flag

Invert Carry Flag

$$CY \leftarrow \overline{CY}$$

7	6	5	4	3	2	1	0
0	0	1	1	1	1	1	1

3F

Flags Affected

Flags	-	-	-	h	-	-	-	c
--------------	---	---	---	----------	---	---	---	----------

h previous carry is copied

c set if C was 0, reset if C was 1

Opcode Matrix

	CCF		
OP	1	3F	4

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register
------------	---------------------------	-------------	----------

3.10.6 - SCF Set Carry Flag

Set Carry Flag

$$CY \leftarrow 1$$

7	6	5	4	3	2	1	0
0	0	1	1	0	1	1	1

37

Flags Affected

Flags	-	-	-	h	-	-	n	c
--------------	---	---	---	----------	---	---	----------	----------

h reset

n reset

c set

Opcode Matrix

	CPL	NEG	CCF	SCF
OP	1 2F	4 ED44	1 3F	1 37

Opcode Matrix Legend

Size bytes	Instruction Opcode hex	Cycle count	Register
------------	---------------------------	-------------	----------

3.10.7 - DI EI Interrupt enable

Enable/Disable interrupts

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

IFF ← 0

DI

1	1	1	1	0	0	1	1
---	---	---	---	---	---	---	---

IFF ← 1

EI

1	1	1	1	1	0	1	1
---	---	---	---	---	---	---	---

Opcode Matrix

	EI		DI	
OP	1	4	1	4
	FB		F3	

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Interrupt
	Opcode hex		

3.10.8 - IM Interrupt Mode

Select interrupt mode

7	6	5	4	3	2	1	0	
1	1	1	0	1	1	0	1	ED
0	1	0	QQ		1	1	0	

Note: Only modes 0, 1 and 2 are valid for IM n.

Opcode Matrix

	IM0		IM1		IM2	
OP	2	8	2	8	2	8
	ED46		ED56		ED5E	

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Interrupt
	Opcode hex		

3.10.9 - DAA

Adjust accumulator for BCD addition and subtraction operations

@

7	6	5	4	3	2	1	0	
0	0	1	0	0	1	1	1	27

Flags Affected

Flags	-	z	-	h	-	p/v	-	c
-------	---	---	---	---	---	-----	---	---

z Set if Accumulator is 0

h Varies

p/v Set if Accumulator parity is even, reset if odd

c Varies

Opcode Matrix

	DAA	
OP	1	4
	27	

Opcode Matrix Legend

Size bytes	Instruction	Cycle count	Register
	Opcode hex		

3.11 - Undocumented Instructions

Undocumented instructions - use with care

Like most early microprocessors, the Z80 has it's own set of undocumented instructions.

Most of these either do something that's not useful, or they do something that would at first seem to be odd in why they were implemented in the first place.

In most instances, they exist due to how the processor is implemented in silicon. Where an instruction is decoded, there are free bits so if something tried to use that code then the processor would just do as it's told as it wouldn't know otherwise.

Be aware, these usually work on a physical chip due to it requiring the actual instruction decoding to provide these instructions.

They will most likely not work in an emulator as they would perform the decoding in software using lookup tables, so wouldn't implement anything that's not documented.

These may or may not work on actual chips. For example, on the 6502 there were plenty of undocumented instructions that were replaced in the 65C02 with NOP instructions.

These are provided here for reference only.

Overview

Most of the undocumented instructions fall under some simple rules:

CB

Only codes 0xCB30...0xCB37 are undocumented but implement a [Shift Logical Left](#) instruction where bit 0 is set post shift.

DDCB & FDCB

For opcodes with the 0xDDCB and 0xFDCB prefixes the instructions store the result in one of the 8-bit registers based on the lower 3 bits of the opcode: B=000, C=001, D=010, E=011, H=100, L=101 and A=111.

The officially documented codes all have 110 as the lower 3 bits and do not store the result in any register.

All of these instructions with the 0xDDCB prefix operate against the IX register (IY for 0xFDBC).

The only exception to this rule is opcodes 0x40...0x7F which are the bit test operations. As these only test the memory location they do not create a result so all the undocumented versions are identical to the official instructions.

DD & FD

Officially the 0xDD and 0xFD prefixes cause any instruction that references (HL) to instead work against the IX & IY registers with a displacement, 0xDD for IX and 0xFD for IY.

The undocumented instructions allows for instructions that refer to just H or L can also be used to access the upper or lower 8-bit components of IX and IY themselves.

ED

There are a few undocumented instructions with this prefix, but they simply emulate existing instructions.

The exception to this are the **IN F, (C)** and **OUT (C), F** instructions which are described below.

When is undocumented actually documented?

One oddity is the undocumented **IN F, (C)**_{0xED70} instruction which performs an IN from an I/O port but stores the result into the Flags register. This instruction is actually documented in Zilogs own documentation (2016 PDF). For this reason, that instruction is listed on the [IN r,\(C\)](#) page and not in this section.

It's **OUT (C), F**_{0xED71} equivalent is listed under [OUT\(C\),r](#) for consistency, even though that instruction is completely undocumented.

3.11.1 - Dual Shift Operations

Undocumented instructions that perform two actions at the same time


There are a few undocumented instructions that performs an action and then copies the result into a register.

For example the official **RLC** (**IX+nn**)_{0xDDCBnn06} instruction operates on a specific memory address, however the undocumented **RLC B, (IX+nn)**_{0xDDCBnn00} instruction does the same thing but then copies the result into the B register.

3.11.1.1 - RL Rotate bits left with Carry and store in register

Undocumented Rotate bits left with carry and store in register

This instruction performs an **RL (IX+dd)** or **RL (IX+dd)** operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RL r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	1	0	r			

RL r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	1	0	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	RL A,(IX+d) DDCBnn17	RL B,(IX+d) DDCBnn10	RL C,(IX+d) DDCBnn11	RL D,(IX+d) DDCBnn12	RL E,(IX+d) DDCBnn13	RL H,(IX+d) DDCBnn14	RL L,(IX+d) DDCBnn15
(IY+d)	RL A,(IY+d) FDCBnn17	RL B,(IY+d) FDCBnn10	RL C,(IY+d) FDCBnn11	RL D,(IY+d) FDCBnn12	RL E,(IY+d) FDCBnn13	RL H,(IY+d) FDCBnn14	RL L,(IY+d) FDCBnn15


Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.1.2 - RLC Rotate bits left with Carry and store in register

Undocumented Rotate bits left with carry and store in register

This instruction performs an **RLC** (**IX+dd**) or **RLC** (**IX+dd**) operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RLC r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	0	r			

RLC r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	0	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	RLC A,(IX+d)	RLC B,(IX+d)	RLC C,(IX+d)	RLC D,(IX+d)	RLC E,(IX+d)	RLC H,(IX+d)	RLC L,(IX+d)
	DDCBnn07	DDCBnn00	DDCBnn01	DDCBnn02	DDCBnn03	DDCBnn04	DDCBnn05
(IY+d)	RLC A,(IY+d)	RLC B,(IY+d)	RLC C,(IY+d)	RLC D,(IY+d)	RLC E,(IY+d)	RLC H,(IY+d)	RLC L,(IY+d)
	FDCBnn07	FDCBnn00	FDCBnn01	FDCBnn02	FDCBnn03	FDCBnn04	FDCBnn05


Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.1.3 - RR Rotate bits right with Carry and store in register

Undocumented Rotate bits right with carry and store in register

This instruction performs an **RR** (**IX+dd**) or **RR** (**IX+dd**) operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RR r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	1	1	r			

RR r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	1	1	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	RR A,(IX+d)	RR B,(IX+d)	RR C,(IX+d)	RR D,(IX+d)	RR E,(IX+d)	RR H,(IX+d)	RR L,(IX+d)
	DDCBnn1F	DDCBnn18	DDCBnn19	DDCBnn1A	DDCBnn1B	DDCBnn1C	DDCBnn1D
(IY+d)	RR A,(IY+d)	RR B,(IY+d)	RR C,(IY+d)	RR D,(IY+d)	RR E,(IY+d)	RR H,(IY+d)	RR L,(IY+d)
	FDCBnn1F	FDCBnn18	FDCBnn19	FDCBnn1A	FDCBnn1B	FDCBnn1C	FDCBnn1D


Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.1.4 - RRC Rotate bits right with Carry and store in register

Undocumented Rotate bits right with carry and store in register

This instruction performs an **RRC (IX+dd)** or **RRC (IX+dd)** operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

RRC r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	1	r			

RRC r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	1	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	RRC A,(IX+d)	RRC B,(IX+d)	RRC C,(IX+d)	RRC D,(IX+d)	RRC E,(IX+d)	RRC H,(IX+d)	RRC L,(IX+d)
	DDCBnn0F	DDCBnn08	DDCBnn09	DDCBnn0A	DDCBnn0B	DDCBnn0C	DDCBnn0D
(IY+d)	RRC A,(IY+d)	RRC B,(IY+d)	RRC C,(IY+d)	RRC D,(IY+d)	RRC E,(IY+d)	RRC H,(IY+d)	RRC L,(IY+d)
	FDCBnn0F	FDCBnn08	FDCBnn09	FDCBnn0A	FDCBnn0B	FDCBnn0C	FDCBnn0D


Opcode Matrix Legend

Instruction Opcode hex	Undocumented
---------------------------	--------------

3.11.1.5 - SLA Shift bits left with Carry and store in register

Undocumented Shift bits left with carry and store in register

This instruction performs an **SLA (IX+dd)** or **SLA (IX+dd)** operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SLA r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	0	r			

SLA r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	0	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	SLA A,(IX+d)	SLA B,(IX+d)	SLA C,(IX+d)	SLA D,(IX+d)	SLA E,(IX+d)	SLA H,(IX+d)	SLA L,(IX+d)
	DDCBnn27	DDCBnn20	DDCBnn21	DDCBnn22	DDCBnn23	DDCBnn24	DDCBnn25
(IY+d)	SLA A,(IY+d)	SLA B,(IY+d)	SLA C,(IY+d)	SLA D,(IY+d)	SLA E,(IY+d)	SLA H,(IY+d)	SLA L,(IY+d)
	FDCBnn27	FDCBnn20	FDCBnn21	FDCBnn22	FDCBnn23	FDCBnn24	FDCBnn25

Opcode Matrix Legend


Instruction Opcode hex	Undocumented
---------------------------	--------------

3.11.1.6 - SLL Shift left Logical and store in register

Undocumented Shift left logical and store in register

This instruction performs an **SLL (IX+dd)** or **SLL (IX+dd)** operation but then also stores the result in a register as well as in the memory location.

Note: This is an undocumented extension to an undocumented instruction.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SLL r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	0	r			

SLL r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	0	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	SLL A,(IX+d)	SLL B,(IX+d)	SLL C,(IX+d)	SLL D,(IX+d)	SLL E,(IX+d)	SLL H,(IX+d)	SLL L,(IX+d)
	DDCBnn37	DDCBnn30	DDCBnn31	DDCBnn32	DDCBnn33	DDCBnn34	DDCBnn35
(IY+d)	SLL A,(IY+d)	SLL B,(IY+d)	SLL C,(IY+d)	SLL D,(IY+d)	SLL E,(IY+d)	SLL H,(IY+d)	SLL L,(IY+d)
	FDCBnn37	FDCBnn30	FDCBnn31	FDCBnn32	FDCBnn33	FDCBnn34	FDCBnn35


Opcode Matrix Legend

Instruction Opcode hex	Undocumented
---------------------------	--------------

3.11.1.7 - SRA Rotate bits right with Carry and store in register

Undocumented Rotate bits right with carry and store in register

This instruction performs an **SRA (IX+dd)** or **SRA (IX+dd)** operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SRA r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	1	r			

SRA r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	0	1	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	SRA A,(IX+d)	SRA B,(IX+d)	SRA C,(IX+d)	SRA D,(IX+d)	SRA E,(IX+d)	SRA H,(IX+d)	SRA L,(IX+d)
(IY+d)	SRA A,(IY+d)	SRA B,(IY+d)	SRA C,(IY+d)	SRA D,(IY+d)	SRA E,(IY+d)	SRA H,(IY+d)	SRA L,(IY+d)


Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.1.8 - SRL Rotate bits right with Carry and store in register

Undocumented Rotate bits right with carry and store in register

This instruction performs an **SRL (IX+dd)** or **SRL (IY+dd)** operation but then also stores the result in a register as well as in the memory location.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SRL r,(IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	1	r			

SRL r,(IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	1	1	1	r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Note: r=%110 does exist. It doesn't do a copy into a register as it's the existing official, documented instruction.

Opcode Matrix

	A	B	C	D	E	H	L
(IX+d)	SRL A,(IX+d)	SRL B,(IX+d)	SRL C,(IX+d)	SRL D,(IX+d)	SRL E,(IX+d)	SRL H,(IX+d)	SRL L,(IX+d)
	DDCBnn3F	DDCBnn38	DDCBnn39	DDCBnn3A	DDCBnn3B	DDCBnn3C	DDCBnn3D
(IY+d)	SRL A,(IY+d)	SRL B,(IY+d)	SRL C,(IY+d)	SRL D,(IY+d)	SRL E,(IY+d)	SRL H,(IY+d)	SRL L,(IY+d)
	FDCBnn3F	FDCBnn38	FDCBnn39	FDCBnn3A	FDCBnn3B	FDCBnn3C	FDCBnn3D

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.2 - IX and IY registers

Undocumented instructions for IX and IY registers

If an opcode works with the Registers HL, H or L then if that opcode is prefixed by 0xDD then it will also work on the appropriate IX, IX_h, or IX_l registers, with some exceptions.

The 0xFD prefix would also work but for the IY, IY_h or IY_l registers

The exceptions are instructions like **LD H, IX_h** or **LD L, IY_h** where it isn't clear from the opcode which register the 0xFD or 0xDD prefix should operate against.

3.11.2.1 - LD IX undocumented instructions

Undocumented instructions for LD IX

Opcode Matrix

	A	B	C	D	E	n	IXh	IXl
A							LD A,IXh DD7C	LD A,IXl DD7D
B							LD B,IXh DD44	LD B,IXl DD45
C							LD C,IXh DD4C	LD C,IXl DD4D
D							LD D,IXh DD54	LD D,IXl DD55
E							LD E,IXh DD5C	LD E,IXl DD5D
IXh	LD IXh,A DD67	LD IXh,B DD60	LD IXh,C DD61	LD IXh,D DD62	LD IXh,E DD63	LD IXh,n DD26nn	LD IXh,IHh DD64	LD IXh,IHl DD65
IXl	LD IXl,A DD6F	LD IXl,B DD68	LD IXl,C DD69	LD IXl,D DD6A	LD IXl,E DD6B	LD IXl,n DD2Enn	LD IXl,IHh DD6C	LD IXl,IHl DD6D

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.2.2 - LD IY undocumented instructions

Undocumented instructions for LD IY

Opcode Matrix

	A	B	C	D	E	n	IYh	IYl
A							LD A,IYh FD7C	LD A,IYl FD7D
B							LD B,IYh FD44	LD B,IYl FD45
C							LD C,IYh FD4C	LD C,IYl FD4D
D							LD D,IYh FD54	LD D,IYl FD55
E							LD E,IYh FD5C	LD E,IYl FD5D
IYh	LD IYh,A FD67	LD IYh,B FD60	LD IYh,C FD61	LD IYh,D FD62	LD IYh,E FD63	LD IYh,n FD26nn	LD IYh,IHh FD64	LD IYh,IHl FD65
IYl	LD IYl,A FD6F	LD IYl,B FD68	LD IYl,C FD69	LD IYl,D FD6A	LD IYl,E FD6B	LD IYl,n FD2Enn	LD IYl,IHh FD6C	LD IYl,IHl FD6D

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.2.3 - Undocumented Math instructions with the IX register

Undocumented math instructions for IX register

Opcode Matrix

	INC	DEC	ADD A	ADC A	SUB	SBC A	AND	XOR	OR	CP
IXh	INC IXh	DEC IXh	ADD A,IXh	ADC A,IXh	SUB IXh	SBC A,IXh	AND IXh	XOR IXh	OR IXh	CP IXh
	DD24	DD25	DD84	DD8C	DD94	DD9C	DDA4	DDAC	DDB4	DDBC
IXl	INC IXl	DEC IXl	ADD A,IXl	ADC A,IXl	SUB IXl	SBC A,IXl	AND IXl	XOR IXl	OR IXl	CP IXl
	DD2C	DD2D	DD85	DD8D	DD95	DD9D	DDA5	DDAD	DDB5	DDBD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.2.4 - Undocumented Math instructions with the IY register

Undocumented math instructions for IY register

Opcode Matrix

	INC	DEC	ADD A	ADC A	SUB	SBC A	AND	XOR	OR	CP
IYh	INC IYh	DEC IYh	ADD A,IYh	ADC A,IYh	SUB IYh	SBC A,IYh	AND IYh	XOR IYh	OR IYh	CP IYh
	FD24	FD25	FD84	FD8C	FD94	FD9C	FDA4	FDAC	FDB4	FDBC
IYl	INC IYl	DEC IYl	ADD A,IYl	ADC A,IYl	SUB IYl	SBC A,IYl	AND IYl	XOR IYl	OR IYl	CP IYl
	FD2C	FD2D	FD85	FD8D	FD95	FD9D	FDA5	FDAD	FDB5	FDBD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	


3.11.3 - SLL Shift Left Logical

Undocumented instruction to perform a logical left shift
 The block CB30...CB37 is missing from the official list.

These instructions, usually denoted by the mnemonic SLL, Shift Left Logical, shift left the operand and make bit 0 always one.

These instructions are quite commonly used. For example, Bounder and Enduro Racer use them.

Some documents list this as **SL1** instead of **SLL** due to it setting bit 0.



7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

SLL r

1	1	0	0	1	0	1	1	CB
0	0	0	0	0	r			

SLL (HL)

1	1	0	0	1	0	1	1	CB
0	0	0	0	0	1	1	0	06

SLL (IX+d)

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	0	1	1	0	06

SLL (IY+d)

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	0	0	0	0	1	1	0	06

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Opcode Matrix

	A	B	C	D	E	H	L	(HL)	(IX+dd)	(IY+dd)
SLL	SLL A CB37	SLL B CB30	SLL C CB31	SLL D CB32	SLL E CB33	SLL H CB34	SLL L CB35	SLL (HL) CB36	SLL (IX+dd) DDCBnn36	SLL (IY+dd) FDCBnn36

Opcode Matrix Legend

Instruction	
Opcode hex	Undocumented

3.11.4 - Test bit in (IX+d)

Undocumented BIT $n_r(IX+d)$

Similar to the **RES** and **SET** instructions, there are undocumented instructions for **BIT**. Unlike the other, as BIT only tests a bit and does not change anything, these opcodes have the same behaviour to the officially documented BIT instruction.

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

$$Z \leftarrow \overline{(IX + d)_b}$$

BIT $b_r(IX+d)$

1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
0	1	b			r			

$$Z \leftarrow \overline{(IX + d)_b}$$

BIT $b_r(IX+d)$

1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
0	1	b			r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

$r=\%110$ does exist, it is the official, documented operation.

3.11.5 - RES Reset bit in (IX+d) and copy into register r

Undocumented Reset bit in (IX+d) and copy into register r

There are a few undocumented instructions that performs an action and then copies the result into a register.

For example the official **RES 0, (IX+nn)** instruction resets bit 0 on a specific memory address, however the undocumented **RES B, 0, (IX+nn) 0xD0CBnn00** instruction does the same thing but then copies the result into the B register.

$$(IX + d)_b \leftarrow 0$$

$$r \leftarrow (IX + d)$$

7	6	5	4	3	2	1	0	
1	1	0	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
1	0	b			r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

The result is stored both in memory and the specified register.

r=%110 does exist, it is the official documented operation with no auto-copy to a register.

Opcode Matrix

	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	
A	RES A,0,(IX+nn)RES A,1,(IX+nn)RES A,2,(IX+nn)RES A,3,(IX+nn)RES A,4,(IX+nn)RES A,5,(IX+nn)RES A,6,(IX+nn)RES A,7,(IX+nn)	DDCBnn87	DDCBnn8F	DDCBnn97	DDCBnn9F	DDCBnnA7	DDCBnnAF	DDCBnnB7	DDCBnnBF
	RES B,0,(IX+nn)RES B,1,(IX+nn)RES B,2,(IX+nn)RES B,3,(IX+nn)RES B,4,(IX+nn)RES B,5,(IX+nn)RES B,6,(IX+nn)RES B,7,(IX+nn)	DDCBnn80	DDCBnn88	DDCBnn90	DDCBnn98	DDCBnnA0	DDCBnnA8	DDCBnnB0	DDCBnnB8
C	RES C,0,(IX+nn)RES C,1,(IX+nn)RES C,2,(IX+nn)RES C,3,(IX+nn)RES C,4,(IX+nn)RES C,5,(IX+nn)RES C,6,(IX+nn)RES C,7,(IX+nn)	DDCBnn81	DDCBnn89	DDCBnn91	DDCBnn99	DDCBnnA1	DDCBnnA9	DDCBnnB1	DDCBnnB9
	RES D,0,(IX+nn)RES D,1,(IX+nn)RES D,2,(IX+nn)RES D,3,(IX+nn)RES D,4,(IX+nn)RES D,5,(IX+nn)RES D,6,(IX+nn)RES D,7,(IX+nn)	DDCBnn82	DDCBnn8A	DDCBnn92	DDCBnn9A	DDCBnnA2	DDCBnnAA	DDCBnnB2	DDCBnnBA
E	RES E,0,(IX+nn)RES E,1,(IX+nn)RES E,2,(IX+nn)RES E,3,(IX+nn)RES E,4,(IX+nn)RES E,5,(IX+nn)RES E,6,(IX+nn)RES E,7,(IX+nn)	DDCBnn83	DDCBnn8B	DDCBnn93	DDCBnn9B	DDCBnnA3	DDCBnnAB	DDCBnnB3	DDCBnnBB
	RES H,0,(IX+nn)RES H,1,(IX+nn)RES H,2,(IX+nn)RES H,3,(IX+nn)RES H,4,(IX+nn)RES H,5,(IX+nn)RES H,6,(IX+nn)RES H,7,(IX+nn)	DDCBnn84	DDCBnn8C	DDCBnn94	DDCBnn9C	DDCBnnA4	DDCBnnAC	DDCBnnB4	DDCBnnBC
L	RES L,0,(IX+nn)RES L,1,(IX+nn)RES L,2,(IX+nn)RES L,3,(IX+nn)RES L,4,(IX+nn)RES L,5,(IX+nn)RES L,6,(IX+nn)RES L,7,(IX+nn)	DDCBnn85	DDCBnn8D	DDCBnn95	DDCBnn9D	DDCBnnA5	DDCBnnAD	DDCBnnB5	DDCBnnBD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.6 - RES Reset bit in (IY+d) and copy into register r

Undocumented Reset bit in (IY+d) and copy into register r

There are a few undocumented instructions that performs an action and then copies the result into a register.

For example the official **RES 0, (IY+nn)** instruction resets bit 0 on a specific memory address, however the undocumented **RES B, 0, (IY+nn) 0xFDCBnn00** instruction does the same thing but then copies the result into the B register.

$$(IY + d)_b \leftarrow 0$$

$$r \leftarrow (IY + d)$$

7	6	5	4	3	2	1	0	
1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
1	0	b			r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

The result is stored both in memory and the specified register.

r=%110 does exist, it is the official documented operation with no auto-copy to a register.

Opcode Matrix

	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
A	RES A,0,(IY+nn)	RES A,1,(IY+nn)	RES A,2,(IY+nn)	RES A,3,(IY+nn)	RES A,4,(IY+nn)	RES A,5,(IY+nn)	RES A,6,(IY+nn)	RES A,7,(IY+nn)
	FDCBnn87	FDCBnn8F	FDCBnn97	FDCBnn9F	FDCBnnA7	FDCBnnAF	FDCBnnB7	FDCBnnBF
B	RES B,0,(IY+nn)	RES B,1,(IY+nn)	RES B,2,(IY+nn)	RES B,3,(IY+nn)	RES B,4,(IY+nn)	RES B,5,(IY+nn)	RES B,6,(IY+nn)	RES B,7,(IY+nn)
	FDCBnn80	FDCBnn88	FDCBnn90	FDCBnn98	FDCBnnA0	FDCBnnA8	FDCBnnB0	FDCBnnB8
C	RES C,0,(IY+nn)	RES C,1,(IY+nn)	RES C,2,(IY+nn)	RES C,3,(IY+nn)	RES C,4,(IY+nn)	RES C,5,(IY+nn)	RES C,6,(IY+nn)	RES C,7,(IY+nn)
	FDCBnn81	FDCBnn89	FDCBnn91	FDCBnn99	FDCBnnA1	FDCBnnA9	FDCBnnB1	FDCBnnB9
D	RES D,0,(IY+nn)	RES D,1,(IY+nn)	RES D,2,(IY+nn)	RES D,3,(IY+nn)	RES D,4,(IY+nn)	RES D,5,(IY+nn)	RES D,6,(IY+nn)	RES D,7,(IY+nn)
	FDCBnn82	FDCBnn8A	FDCBnn92	FDCBnn9A	FDCBnnA2	FDCBnnAA	FDCBnnB2	FDCBnnBA
E	RES E,0,(IY+nn)	RES E,1,(IY+nn)	RES E,2,(IY+nn)	RES E,3,(IY+nn)	RES E,4,(IY+nn)	RES E,5,(IY+nn)	RES E,6,(IY+nn)	RES E,7,(IY+nn)
	FDCBnn83	FDCBnn8B	FDCBnn93	FDCBnn9B	FDCBnnA3	FDCBnnAB	FDCBnnB3	FDCBnnBB
H	RES H,0,(IY+nn)	RES H,1,(IY+nn)	RES H,2,(IY+nn)	RES H,3,(IY+nn)	RES H,4,(IY+nn)	RES H,5,(IY+nn)	RES H,6,(IY+nn)	RES H,7,(IY+nn)
	FDCBnn84	FDCBnn8C	FDCBnn94	FDCBnn9C	FDCBnnA4	FDCBnnAC	FDCBnnB4	FDCBnnBC
L	RES L,0,(IY+nn)	RES L,1,(IY+nn)	RES L,2,(IY+nn)	RES L,3,(IY+nn)	RES L,4,(IY+nn)	RES L,5,(IY+nn)	RES L,6,(IY+nn)	RES L,7,(IY+nn)
	FDCBnn85	FDCBnn8D	FDCBnn95	FDCBnn9D	FDCBnnA5	FDCBnnAD	FDCBnnB5	FDCBnnBD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.7 - SET bit in (IX+d) and copy into register r

Undocumented SET bit in (IX+d) and copy into register r

There are a few undocumented instructions that performs an action and then copies the result into a register.

For example the official **SET 0, (IX+nn)** instruction sets bit 0 on a specific memory address, however the undocumented **SET B, 0, (IX+nn)**_{0xDCCBnn00} instruction does the same thing but then copies the result into the B register.

$$(IX + d)_b \leftarrow 0$$

$$r \leftarrow (IX + d)$$

7	6	5	4	3	2	1	0	
1	1	1	1	1	1	0	1	DD
1	1	0	0	1	0	1	1	CB
d								
1	1	b			r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

The result is stored both in memory and the specified register.

r=%110 does exist, it is the official documented operation with no auto-copy to a register.

Opcode Matrix

	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
A	SET A,0,(IX+nn)	SET A,1,(IX+nn)	SET A,2,(IX+nn)	SET A,3,(IX+nn)	SET A,4,(IX+nn)	SET A,5,(IX+nn)	SET A,6,(IX+nn)	SET A,7,(IX+nn)
	DDCBnnC7	DDCBnnCF	DDCBnnD7	DDCBnnDF	DDCBnnE7	DDCBnnEF	DDCBnnF7	DDCBnnFF
B	SET B,0,(IX+nn)	SET B,1,(IX+nn)	SET B,2,(IX+nn)	SET B,3,(IX+nn)	SET B,4,(IX+nn)	SET B,5,(IX+nn)	SET B,6,(IX+nn)	SET B,7,(IX+nn)
	DDCBnnC0	DDCBnnC8	DDCBnnD0	DDCBnnD8	DDCBnnE0	DDCBnnE8	DDCBnnF0	DDCBnnF8
C	SET C,0,(IX+nn)	SET C,1,(IX+nn)	SET C,2,(IX+nn)	SET C,3,(IX+nn)	SET C,4,(IX+nn)	SET C,5,(IX+nn)	SET C,6,(IX+nn)	SET C,7,(IX+nn)
	DDCBnnC1	DDCBnnC9	DDCBnnD1	DDCBnnD9	DDCBnnE1	DDCBnnE9	DDCBnnF1	DDCBnnF9
D	SET D,0,(IX+nn)	SET D,1,(IX+nn)	SET D,2,(IX+nn)	SET D,3,(IX+nn)	SET D,4,(IX+nn)	SET D,5,(IX+nn)	SET D,6,(IX+nn)	SET D,7,(IX+nn)
	DDCBnnC2	DDCBnnCA	DDCBnnD2	DDCBnnDA	DDCBnnE2	DDCBnnEA	DDCBnnF2	DDCBnnFA
E	SET E,0,(IX+nn)	SET E,1,(IX+nn)	SET E,2,(IX+nn)	SET E,3,(IX+nn)	SET E,4,(IX+nn)	SET E,5,(IX+nn)	SET E,6,(IX+nn)	SET E,7,(IX+nn)
	DDCBnnC3	DDCBnnCB	DDCBnnD3	DDCBnnDB	DDCBnnE3	DDCBnnEB	DDCBnnF3	DDCBnnFB
H	SET H,0,(IX+nn)	SET H,1,(IX+nn)	SET H,2,(IX+nn)	SET H,3,(IX+nn)	SET H,4,(IX+nn)	SET H,5,(IX+nn)	SET H,6,(IX+nn)	SET H,7,(IX+nn)
	DDCBnnC4	DDCBnnCC	DDCBnnD4	DDCBnnDC	DDCBnnE4	DDCBnnEC	DDCBnnF4	DDCBnnFC
L	SET L,0,(IX+nn)	SET L,1,(IX+nn)	SET L,2,(IX+nn)	SET L,3,(IX+nn)	SET L,4,(IX+nn)	SET L,5,(IX+nn)	SET L,6,(IX+nn)	SET L,7,(IX+nn)
	DDCBnnC5	DDCBnnCD	DDCBnnD5	DDCBnnDD	DDCBnnE5	DDCBnnED	DDCBnnF5	DDCBnnFD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

3.11.8 - SET bit in (IY+d) and copy into register r

Undocumented SET bit in (IY+d) and copy into register r

There are a few undocumented instructions that performs an action and then copies the result into a register.

For example the official SET 0, (IY+nn) instruction sets bit 0 on a specific memory address, however the undocumented SET B, 0, (IY+nn) 0xFDCBnn00 instruction does the same thing but then copies the result into the B register.

$$(IY + d)_b \leftarrow 0$$

$$r \leftarrow (IY + d)$$

7	6	5	4	3	2	1	0	
1	1	1	1	1	1	0	1	FD
1	1	0	0	1	0	1	1	CB
d								
1	1	b			r			

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

Z is set if the specified bit in the source is 0, otherwise it is cleared.

The result is stored both in memory and the specified register.

r=%110 does exist, it is the official documented operation with no auto-copy to a register.

Opcode Matrix

	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
A	SET A,0,(IY+nn)	SET A,1,(IY+nn)	SET A,2,(IY+nn)	SET A,3,(IY+nn)	SET A,4,(IY+nn)	SET A,5,(IY+nn)	SET A,6,(IY+nn)	SET A,7,(IY+nn)
	FDCBnnC7	FDCBnnCF	FDCBnnD7	FDCBnnDF	FDCBnnE7	FDCBnnEF	FDCBnnF7	FDCBnnFF
B	SET B,0,(IY+nn)	SET B,1,(IY+nn)	SET B,2,(IY+nn)	SET B,3,(IY+nn)	SET B,4,(IY+nn)	SET B,5,(IY+nn)	SET B,6,(IY+nn)	SET B,7,(IY+nn)
	FDCBnnC0	FDCBnnC3	FDCBnnD0	FDCBnnD3	FDCBnnE0	FDCBnnE3	FDCBnnF0	FDCBnnF3
C	SET C,0,(IY+nn)	SET C,1,(IY+nn)	SET C,2,(IY+nn)	SET C,3,(IY+nn)	SET C,4,(IY+nn)	SET C,5,(IY+nn)	SET C,6,(IY+nn)	SET C,7,(IY+nn)
	FDCBnnC1	FDCBnnC9	FDCBnnD1	FDCBnnD9	FDCBnnE1	FDCBnnE9	FDCBnnF1	FDCBnnF9
D	SET D,0,(IY+nn)	SET D,1,(IY+nn)	SET D,2,(IY+nn)	SET D,3,(IY+nn)	SET D,4,(IY+nn)	SET D,5,(IY+nn)	SET D,6,(IY+nn)	SET D,7,(IY+nn)
	FDCBnnC2	FDCBnnCA	FDCBnnD2	FDCBnnDA	FDCBnnE2	FDCBnnEA	FDCBnnF2	FDCBnnFA
E	SET E,0,(IY+nn)	SET E,1,(IY+nn)	SET E,2,(IY+nn)	SET E,3,(IY+nn)	SET E,4,(IY+nn)	SET E,5,(IY+nn)	SET E,6,(IY+nn)	SET E,7,(IY+nn)
	FDCBnnC3	FDCBnnCB	FDCBnnD3	FDCBnnDB	FDCBnnE3	FDCBnnEB	FDCBnnF3	FDCBnnFB
H	SET H,0,(IY+nn)	SET H,1,(IY+nn)	SET H,2,(IY+nn)	SET H,3,(IY+nn)	SET H,4,(IY+nn)	SET H,5,(IY+nn)	SET H,6,(IY+nn)	SET H,7,(IY+nn)
	FDCBnnC4	FDCBnnCC	FDCBnnD4	FDCBnnDC	FDCBnnE4	FDCBnnEC	FDCBnnF4	FDCBnnFC
L	SET L,0,(IY+nn)	SET L,1,(IY+nn)	SET L,2,(IY+nn)	SET L,3,(IY+nn)	SET L,4,(IY+nn)	SET L,5,(IY+nn)	SET L,6,(IY+nn)	SET L,7,(IY+nn)
	FDCBnnC5	FDCBnnCD	FDCBnnD5	FDCBnnDD	FDCBnnE5	FDCBnnED	FDCBnnF5	FDCBnnFD

Opcode Matrix Legend

Instruction	Undocumented
Opcode hex	

4 - Decoding Instructions

How to decode instructions from binary

This section lists how the instructions are laid out at the bit level.

Normally if you are manually disassembling code you just need to use the [list by Opcodes](#), however this section will be useful if you are implementing a Z80 emulator as you can see how the instruction decoding works including how the undocumented instructions work due to how the bits are organised.

How to use these decoding tables

To decode an opcode, convert it to binary then run through it from left to right, e.g. start at Bit 7 and move towards Bit 0.

As you run through the bits, start on the table from the top-left and go down then right as you find each bit. Bits are ordered with 0 first, then 1 & finally x which indicates that bit can be either 0 or 1.

When you find a match then go with that. If more than one entry matches then go for the one higher in the table as that will have higher precedence.

Z80 Instruction Decode table

To decode an instruction:

- If the opcode is [CB](#), [DD](#), [ED](#) or [FD](#) then go to that prefix page and decode the next byte.
- Using the table below, locate the pattern that matches the opcode. It's usually best to start from the left (bit 7) and go right until you find the opcode.

An **x** means a bit that can be either 0 or 1, however check adjacent rows first and always take an entry that has a 0 or 1 as higher precedence to the X.

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	Nop
0	0	0	0	1	0	0	0	EX
0	0	0	1	x	0	0	0	Flow
0	0	0	x	x	1	1	1	Rotate
0	0	1	x	x	1	1	1	Misc
0	0	x	x	0	0	0	1	LD Instructions
0	0	x	x	0	0	1	1	Arithmetic Instructions
0	0	x	x	0	1	0	0	Arithmetic Instructions
0	0	x	x	0	1	0	1	Arithmetic Instructions
0	0	x	x	0	1	1	0	LD Instructions
0	0	x	x	1	0	0	1	Arithmetic Instructions
0	0	x	x	x	0	0	0	Flow
0	0	x	x	x	0	1	0	LD Instructions
0	1	1	1	0	1	1	0	Halt
0	1	x	x	x	x	x	x	LD Instructions
1	0	x	x	x	x	x	x	Arithmetic Instructions
1	1	0	0	0	0	1	1	Flow
1	1	0	0	1	0	1	1	CB Prefix
1	1	0	0	1	1	0	1	Flow
1	1	0	1	1	0	0	1	EXX
1	1	0	1	x	0	1	1	I/O
1	1	1	0	1	1	0	1	ED Prefix
1	1	1	0	x	0	1	1	EX
1	1	1	1	1	0	0	1	LD Instructions
1	1	1	1	x	0	1	1	Interrupts
1	1	x	0	1	0	0	1	Flow
1	1	x	1	1	1	0	1	DD FD Prefix
1	1	x	x	0	x	0	1	Stack Instructions
1	1	x	x	x	0	0	0	Flow
1	1	x	x	x	0	1	0	Flow
1	1	x	x	x	1	0	0	Flow
1	1	x	x	x	1	1	0	Arithmetic Instructions
1	1	x	x	x	1	1	1	Flow

Notes:

1. Halt 0x76 is where the invalid LD (HL),(HL) instruction would have been.

4.1 - Arithmetic Instructions

How to decode arithmetic instructions from binary

Opcodes with bits 7...5 set to 100 are the arithmetic instructions **ADD**, **ADC**, **SUB** and **SBC**. As are those starting with 7...6 set to 11 but ending with bits 2...0 set to 110. These instructions take an additional numeric operand after the opcode and use that instead of a register as the source.

Those with 7...5 set to 101 are the logic instructions **AND**, **XOR**, **OR** and **CP**.

Opcode format

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

Arithmetic with register as source, e.g. ADD A

1	0	0	A	F	r		
---	---	---	---	---	---	--	--

Logic with register as source, e.g. OR A

1	0	1	A	F	r		
---	---	---	---	---	---	--	--

8 bit number as source, e.g. SUB 5

1	1	X	A	F	1	1	0
n							

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111


Lookup for A and F bits

7	6	5	A	F	Instruction	r
1	0	0	0	0	ADC r	register or 110 = (HL)
				1	ADD r	
			0	SBC r		
		1	SUB r			
		1	0	0	AND r	
				1	XOR r	
	1		0	OR r		
	1	1	CP r			
	1	0	0	0	ADC n	Always set to 110
				1	ADD n	
			0	SBC n		
		1	1	SUB n		
1		0	0	AND n		
			1	XOR n		
	1	0	OR n			
1	1	CP n				

4.2 - Program Flow Instructions

How to decode program flow instructions from binary

Opcode format




D

Instruction	D
DJNZ	0
JR	1

4.3 - Increment Decrement Instructions

How to decode increment and decrement instructions from binary

Opcode format



XX Register

Instruction	XX
BC	00
DE	01
HL	10
A	11

D direction

Direction	D
INC	0
DEC	1

Z

Register	Z
IX	0
IY	1

Conditions

cc	ccc	Abbrev	Condition	Flag
00	000	NZ	Non Zero	Z
01	001	Z	Zero	
10	010	NC	No Carry	C
11	011	C	Carry	
100	PO	Parity Odd	P/V	
101	PE	Parity Even		
110	P	Sign Positive	S	
111	M	Sign Negative		

Bits

Value	b
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

4.4 - LD Load instructions

How to decode ld instructions from binary

Opcode format

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

Set 1

0	0	0	B	0	1	0
---	---	---	---	---	---	---

Set 4

0	0	B	0	0	0	1
---	---	---	---	---	---	---

Set 2

0	0	1	B	0	1	0
7	nn					0
15						8

Set 3

0	0	b	1	1	0
n					

LD r, r'

0	1	r	r'
---	---	---	----

LD r, (HL)

0	1	r	1	1	0
---	---	---	---	---	---

LD SP,HL

1	1	1	1	1	0	0	1
---	---	---	---	---	---	---	---

Set 1 store a in memory

4	3	Instruction
0	0	LD (BC),A
	1	LD (DE),A
1	0	LD A,(BC)
	1	LD A,(DE)

Set 3 set to constant n

4	3	2	Instruction
0	0	0	LD B,n
		1	LD C,n
	1	0	LD D,n
		1	LD E,n
1	0	0	LD H,n
		1	LD L,n
	1	0	LD (HL),n
		1	LD A,n

Registers

Register	r
B	000
C	001
D	010
E	011
H	100
L	101
A	111

Bits

Value	b	B
0	000	00
1	001	01
2	010	10
3	011	11
4	100	
5	101	
6	110	
7	111	

Set 2 store in memory

5	4	Instruction
0	0	LD (nn),HL
	1	LD (nn),A
1	0	LD HL,(nn)
	1	LD A,(nn)

Set 4 set to constant nnn

5	4	Instruction
0	0	LD BC,nn
	1	LD DE,nn
1	0	LD HL,nn
	1	LD SP,nn

4.5 - Miscellaneous Instructions

How to decode IO, EX and Interrupt instructions from binary

Only four rotate instructions are defined in the main opcode set, all the rest require the **CB** prefix.

Opcode format

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

IO

1	1	0	1	D	0	1	1
---	---	---	---	---	---	---	---

EXX

1	1	0	1	1	0	0	1
---	---	---	---	---	---	---	---

EX

1	1	1	0	W	0	1	1
---	---	---	---	---	---	---	---

Interrupts

1	1	1	1	E	0	1	1
---	---	---	---	---	---	---	---

D I/O Direction

Instruction	D
Out	0
In	1

W EX registers

Instruction	W
DE_HL	0
(SP)_HL	1

E Interrupt Enable

Instruction	E
DI	0
EI	1

4.6 - Rotate Instructions

How to decode rotate instructions from binary

Only four rotate instructions are defined in the main opcode set, all the rest require the **CB** prefix.

Opcode format

7	6	5	4	3	2	1	0
0	0	0	F	D	1	1	1

0	0	0	0	0	1	1	1	RLCA
0	0	0	1	0	1	1	1	RLA
0	0	0	0	0	1	1	1	RRCA
0	0	0	1	1	1	1	1	RRA

F Carry Flag

Instruction	F
With Carry	0
Without Carry	1

D Direction

Instruction	D
Left	0
Right	1

4.7 - Decoding CB Prefix

How the CB instruction prefix works

Instructions with the CB prefix consist of instructions that manipulate individual bits in a register or memory.

7	6	5	4	3	2	1	0	
0	0	0	0	0	x	x	x	RLC r
0	0	0	0	1	x	x	x	RRC r
0	0	0	1	0	x	x	x	RL
0	0	0	1	1	x	x	x	RR
0	0	1	0	0	x	x	x	SLA
0	0	1	0	1	x	x	x	SRA
0	0	1	1	0	x	x	x	SLL
0	0	1	1	1	x	x	x	SRL
0	1	x	x	x	x	x	x	BIT b,r
1	0	x	x	x	x	x	x	RES b,r
1	1	x	x	x	x	x	x	SET b,r

Operations with IX and IY registers

The operations here which operator on the (HL) register do also support use with the IX and IY registers with a relative offset. They are identical to the (HL) operation but with a DD or FD prefix.

Only instructions with the lower nibble set to 6 or E are documented. The other opcodes are [undocumented](#).

Undocumented SLL instruction

Op codes CB30...CB37 are undocumented; but they do perform a [shift left operation](#), placing a 1 in bit 0 and setting the carry flag to the original bit 7.

4.8 - Decoding ED Prefix

How the ED instruction prefix works

Instructions with the ED prefix consist of instructions that are not used as often as those in the main group.

7	6	5	4	3	2	1	0	
0	1	0	0	0	1	0	0	NEG
0	1	0	0	0	1	0	1	RETN
0	1	0	0	1	1	0	1	RETI
0	1	0	1	0	0	1	1	
0	1	0	1	1	1	1	0	IM2
0	1	0	x	0	1	1	0	IMx
0	1	0	x	0	1	1	1	LD
0	1	0	x	1	0	0	0	LD
0	1	1	0	0	1	1	1	RRD (HL)
0	1	1	0	1	0	0	0	LD
0	1	1	0	1	1	1	1	RLD (HL)
0	1	1	1	0	0	0	1	
0	1	1	1	1	1	0	1	OUT (C),A
0	1	x	x	0	0	1	0	SBC
0	1	x	x	1	0	1	0	ADC
0	1	x	x	x	0	0	0	IN r,(C)
0	1	x	x	x	0	0	1	OUT (C),r
0	1	x	x	x	0	1	1	LD
1	0	1	x	x	0	0	x	Block Memory
1	0	1	x	x	0	1	x	Block IO

4.9 - Decoding DD and FD Prefixes

How the DD and FD instruction prefixes work

Instructions with either the **DD** or **FD** prefixes affect those instructions that operate against the memory addressed by **HL**, changing them to use either the **IX** or **IY** registers with an offset.

Instructions that refer directly to the **HL** register will then act directly against either **IX** or **IY**. For those that refer to (**HL**), i.e. the memory pointed to by **HL** then the instructions use an additional relative offset that's added to either the **IX** or **IY** registers, and are written as (**IX+d**) or (**IY+d**).

Instructions with the **DD** prefix use the **IX** register, whilst the **FD** prefix uses the **IY** register.

DDCB and FDCB Prefixes

The **DD** and **FD** prefixes extends though the **CB** prefix as it does for normal instructions. Just like the **CB** prefix

The format of the instruction also changes slightly as they change the behaviour of the existing instructions with the **CB** prefix. These instructions are all four bytes long with the third byte consisting of the offset.

For example: The **RLC (HL)** is encoded as **CB06**.

With the **DD** prefix this becomes **RLC (IX+d)** but the instruction is formatted as **DDCBdd06**. With the **FD** prefix this becomes **RLC (IY+d)**, formatted as **FDCBdd06**.

Note that the offset **d** is before the final part of the operand, not after as you might expect.

Decoder

All of these have either DD or FD as the previous prefix byte and a displacement immediately after them.

7	6	5	4	3	2	1	0	
0	0	1	0	0	0	0	1	LD
0	0	1	0	X	0	1	1	INC DEC
0	0	1	0	x	x	1	0	LD
0	0	1	1	0	1	0	D	IncDec
0	0	1	1	0	1	1	0	LD
0	0	x	x	1	0	0	1	ADD
0	1	0	0	0	1	0	x	INC DEC
0	1	1	1	0	1	1	0	
0	1	1	1	0	x	x	x	LD
0	1	x	x	x	1	1	0	LD
1	0	x	x	0	1	1	0	LD
1	1	0	0	1	0	1	1	CB Prefix
1	1	1	0	0	0	1	1	EX
1	1	1	0	0	x	0	1	Stack Instructions
1	1	1	0	1	0	0	1	Flow
1	1	1	1	1	0	0	1	LD

5 - Optimizing code

Things to try to optimise Z80 code

Writing code on an 8-bit microcomputer requires a skill that has been lost in the modern programming era. These days, developers are used to having Gigabytes of memory and processors that run at multiple Gigahertz.

In the microcomputer era we had far, far less resources. Processor clocks ran at 2 or 4 MHz, one thousandth of the clock speed of modern processors. If we were lucky we had 32K, 48K or 64K of memory to play with and that was it.

Because of this, we had to learn pretty quickly how to optimise our code to fit into memory. If we were lucky we could use a floppy disk to page in parts of the program as needed, but even then when a Cassette tape was the primary medium for a platform that wasn't even possible.

Optimisations at the machine code level would be a balance of reducing the size of code and having code run as fast as possible.

Sometimes you might sacrifice some memory for speed if the routine is important, for example it's doing a transform for some graphics in real time, but most of the time it's to reduce the memory used.

5.1 - Accumulator

Optimising use of the A register

Setting the Accumulator to 0

When dealing with loading 0 into the Accumulator, there's several ways to do it.

3E00	LD	A,0	; Traditional way to set A to 0
AF	XOR	A	; Anything xor itself is 0
97	SUB	A	; A-A=0

The downside to the above options is that they also affect the flags. However, they are only 1 byte long not 2 and are both 3 T-states faster.

Inverting A

If inverting A, i.e. swapping each bit from 1 to 0 and vis-versa then instead of `XOR 0xFF` use `CPL` instead. It's both faster, 1 byte and that's all that instruction does.

EEFF	XOR	0xFF	; A=A XOR 0xff
2F	CPL		; This instruction does exactly the same thing and nothing else!

The downside is that `CPL` does not affect the flags whilst `XOR` does.

5.2 - Comparisons

Optimising comparing numbers

A = 0

A common test is to see if A is 0, so you would expect to use `CP 0` to test for it.

Just like setting A to 0 we can compare quicker. In this case, instead of `CP 0` we can just use either `OR A` or `AND A` instead. Just 1 byte and 3 T-states faster.

FE00	CP	0	; A-0 will set Z if A is also 0
A7	AND	A	; Anything AND itself is itself but Z is set if A is 0
B7	OR	A	; Anything OR itself is itself but Z is set if A is 0

For example, take this simple routine which writes a NULL terminated string pointed to by HL to the screen of the Sinclair ZX Spectrum:

			; Print null terminated string at HL to the screen
.printStr	LD	A, (HL)	; get next byte
	CP	0	; check for null
	RET	Z	; Stop when we get a null
	RST	2	; print the character
	INC	HL	; move to next character
	JR	printStr	; loop back

The optimisation here is to replace `CP 0` with `OR A`

			; Print null terminated string at HL to the screen
.printStr	LD	A, (HL)	; get next byte
	OR	A	; check for null
	RET	Z	; Stop when we get a null
	RST	2	; print the character
	INC	HL	; move to next character
	JR	printStr	; loop back

A = 1

Comparing A to 1 can also be done using `DEC A` instead of `CP 1`. By decrementing A, the Z flag will be set if A is now 0. Like above its faster and 1 byte, but it also alters A, so it's not really of any use unless you don't care about the value of A after the test.

FE01	CP	1	; A-1 will set Z if A is also 1
3D	DEC	A	; A=A-1, Z is set if A is now 0

Internally, `CP 1` just does A-1 but discards the result which is why `DEC A` works in this instance.

Compare number

With **CP** it's easy to test for less than (<), equals (=), not equals (!=) or greater-than-equals (>=) because of how the C and Z flags are used:

CP	15		; test A against 15
RET	C		; Return if A < 15
RET	NC		; Return if A >= 15
RET	Z		; Return if A = 15
RET	NZ		; Return if A != 15

The following shows how to get the other two tests, Less-Than-Equals (<=) and Greater-Than(>):

A <= n

This is a simple one. As **CP** tests against A-n then if A=N then Z is set but if A < n then C is set.

CP	15		; test for A<=15
RET	C		; Return if A<15
RET	Z		; Return if A=15

To optimise this we should test against n+1 instead. Doing this means we can just use the Carry flag as it would be set when A < n+1:

CP	15+1		; test for A<16
RET	C		; Return if A<16

A > n

This is the opposite problem. Here Carry is clear when A>=n, so to get A>n we first need to test for equals using the Z flag and if that's not set then check for the Carry flag to be clear:

CP	15		; test for A>15
JR	Z, skip		; Skip if A=15
RET	NC		; Return if A>=15
.skip			; Continue as A was <= 15

Like the previous example, this can be optimised simply by adding 1 and then testing for A >= (n+1) instead:

CP	15+1		; test for A>=16
RET	NC		; Return if A>=16

Wasteful use of CP

It's easy to forget that some instructions set the flags based on the result so frequently you do not need to use **CP** to test for a condition when the result is already known:

Here we check for bit 1 of A is set and if it is we exit the subroutine:

E601	AND	1	; A=A AND 0x01
FE01	CP	1	; Is A set to 1
C8	RET	Z	; Return is A is now 1

Here the **CP** isn't required as **AND** will set Z if A=0, so we can remove the **CP** and use **NZ** instead saving 2 bytes:

E601	AND	1	; A=A AND 0x01
C8	RET	NZ	; Return as A is now 1

Testing bits

Testing Bit 0 of A

The standard method of testing if bit 0 of A is set is to use **BIT 0,A**:

CB47	BIT	0,A	; Test if BIT 0 is set
C8	RET	NZ	; Return as bit 0 of A was set

If we don't need A afterwards then we can optimise this by using a right shift instead:

1F	RRA		; Shift A right 1 bit, C=original bit 0
C8	RET	C	; Return as bit 0 of A was set

This works as we just shifted bit 0 into the Carry Flag and we save an additional byte in the process.

Using **RRA** would be faster & saves 1 byte, but it destroys A. If you need to keep A intact then keep the BIT instruction.

Testing Bit 7 of A

Just like testing bit 0, with bit 7 we can do the same but shifting right instead. So rather than using **BIT 7,A** like:

CB7F	BIT	7,A	; Test if BIT 7 is set
C8	RET	NZ	; Return as bit 7 of A was set

We can just use **RLA** and test the Carry flag:

17	RLA		; Shift A left 1 bit, C=original bit 7
C8	RET	C	; Return as bit 7 of A was set

The downside of this is it destroys the contents of A.

5.3 - Math

Optimising mathematics

Basic Arithmetic

A=-B

A simple one, we want to set A to be -B.

The logical way is to load A with B then negate it:

78	LD	A,B	; Set A to B
ED44	NEG		; Negate A to get A=-B

But a quicker and shorter way is:

AF	XOR	A	; A=0
90	SUB	B	; A=0-B = -B

5.4 - Bit Shifting

Optimising bit shifting

Bit shifting, be it rotating left or right is so common it's easy to create slow code if you are not careful.

Shift BC, DE or HL left one bit

This is a 16 bit shift left operation. The first thought would be, especially if you have a 6502 background like myself, is to shift L left 1 bit, clearing bit 0 with carry set to the original bit 7 state, then shift H left 1 bit pulling in carry into bit 0:

CB25	SLA	L		; Shift L left, set bit 0 to 0
CB14	RL	H		; Shift H left, set bit 0 to original bit 7 from L

However any shift left operation is the same as multiplying the value by 2 or just adding to itself, and the Z80 has a single byte operation to do this.

29	ADD	HL,HL		; Shift HL left 1 bit
----	-----	-------	--	-----------------------

The same applies for BC or DE. If you need to shift a 16-bit register left one bit then always use **ADD**.

Shift 8-bit register left one bit

This might seem odd but the same optimisation can be done for any of the 8-bit registers. You can either use **SLA** or you can just add the register to itself.

				; Shift A left one bit, set bit 0 to 0
CB27	SLA	A		; 2 bytes 8 t-states
87	ADD	A,A		; 1 byte 4 t-states

Here we can halve both the code size and the time taken to perform the shift.

The downside with **ADD** is that the original bit 7 of the register is lost. **SLA** will preserve it in the Carry flag.

Other than that it's identical, with Z set if the register is now 0 and S set if the new bit 7 is set.

6 - reference

6.1 - Instruction List by name

ADC A,(HL)	8E	AND IXI	DDA5	BIT 2,(IX+d)	DDCBnn56	BIT 4,A	CB67nn
ADC A,(IX+d)	DD8Enn	AND IYh	FDA4	BIT 2,(IX+d)	DDCBnn57	BIT 4,B	CB60nn
ADC A,(IY+d)	FD8Enn	AND IYI	FDA5	BIT 2,(IY+d)	FDCBnn50	BIT 4,C	CB61nn
ADC A,A	8F	BIT 0,(HL)	CB46nn	BIT 2,(IY+d)	FDCBnn51	BIT 4,D	CB62nn
ADC A,B	88	BIT 0,(IX+d)	DDCBnn40	BIT 2,(IY+d)	FDCBnn52	BIT 4,E	CB63nn
ADC A,C	89	BIT 0,(IX+d)	DDCBnn41	BIT 2,(IY+d)	FDCBnn53	BIT 4,H	CB64nn
ADC A,D	8A	BIT 0,(IX+d)	DDCBnn42	BIT 2,(IY+d)	FDCBnn54	BIT 4,L	CB65nn
ADC A,E	8B	BIT 0,(IX+d)	DDCBnn43	BIT 2,(IY+d)	FDCBnn55	BIT 5,(HL)	CB6Enn
ADC A,H	8C	BIT 0,(IX+d)	DDCBnn44	BIT 2,(IY+d)	FDCBnn56	BIT 5,(IX+d)	DDCBnn68
ADC A,IXh	DD8C	BIT 0,(IX+d)	DDCBnn45	BIT 2,(IY+d)	FDCBnn57	BIT 5,(IX+d)	DDCBnn69
ADC A,IXI	DD8D	BIT 0,(IX+d)	DDCBnn46	BIT 2,A	CB57nn	BIT 5,(IX+d)	DDCBnn6A
ADC A,IYh	FD8C	BIT 0,(IX+d)	DDCBnn47	BIT 2,B	CB50nn	BIT 5,(IX+d)	DDCBnn6B
ADC A,IYI	FD8D	BIT 0,(IY+d)	FDCBnn40	BIT 2,C	CB51nn	BIT 5,(IX+d)	DDCBnn6C
ADC A,L	8D	BIT 0,(IY+d)	FDCBnn41	BIT 2,D	CB52nn	BIT 5,(IX+d)	DDCBnn6D
ADC A,n	CEnn	BIT 0,(IY+d)	FDCBnn42	BIT 2,E	CB53nn	BIT 5,(IX+d)	DDCBnn6E
ADC HL,BC	ED4Ann	BIT 0,(IY+d)	FDCBnn43	BIT 2,H	CB54nn	BIT 5,(IX+d)	DDCBnn6F
ADC HL,DE	ED5Ann	BIT 0,(IY+d)	FDCBnn44	BIT 2,L	CB55nn	BIT 5,(IY+d)	FDCBnn68
ADC HL,HL	ED6Ann	BIT 0,(IY+d)	FDCBnn45	BIT 3,(HL)	CB5Enn	BIT 5,(IY+d)	FDCBnn69
ADC HL,SP	ED7Ann	BIT 0,(IY+d)	FDCBnn46	BIT 3,(IX+d)	DDCBnn58	BIT 5,(IY+d)	FDCBnn6A
ADD A,(HL)	86	BIT 0,(IY+d)	FDCBnn47	BIT 3,(IX+d)	DDCBnn59	BIT 5,(IY+d)	FDCBnn6B
ADD A,(IX+d)	DD86nn	BIT 0,A	CB47nn	BIT 3,(IX+d)	DDCBnn5A	BIT 5,(IY+d)	FDCBnn6C
ADD A,(IY+d)	FD86nn	BIT 0,B	CB40nn	BIT 3,(IX+d)	DDCBnn5B	BIT 5,(IY+d)	FDCBnn6D
ADD A,A	87	BIT 0,C	CB41nn	BIT 3,(IX+d)	DDCBnn5C	BIT 5,(IY+d)	FDCBnn6E
ADD A,B	80	BIT 0,D	CB42nn	BIT 3,(IX+d)	DDCBnn5D	BIT 5,(IY+d)	FDCBnn6F
ADD A,C	81	BIT 0,E	CB43nn	BIT 3,(IX+d)	DDCBnn5E	BIT 5,A	CB6Fnn
ADD A,D	82	BIT 0,H	CB44nn	BIT 3,(IX+d)	DDCBnn5F	BIT 5,B	CB68nn
ADD A,E	83	BIT 0,L	CB45nn	BIT 3,(IY+d)	FDCBnn58	BIT 5,C	CB69nn
ADD A,H	84	BIT 1,(HL)	CB4Enn	BIT 3,(IY+d)	FDCBnn59	BIT 5,D	CB6Ann
ADD A,IXh	DD84	BIT 1,(IX+d)	DDCBnn48	BIT 3,(IY+d)	FDCBnn5A	BIT 5,E	CB6Bnn
ADD A,IXI	DD85	BIT 1,(IX+d)	DDCBnn49	BIT 3,(IY+d)	FDCBnn5B	BIT 5,H	CB6Cnn
ADD A,IYh	FD84	BIT 1,(IX+d)	DDCBnn4A	BIT 3,(IY+d)	FDCBnn5C	BIT 5,L	CB6Dnn
ADD A,IYI	FD85	BIT 1,(IX+d)	DDCBnn4B	BIT 3,(IY+d)	FDCBnn5D	BIT 6,(HL)	CB76nn
ADD A,L	85	BIT 1,(IX+d)	DDCBnn4C	BIT 3,(IY+d)	FDCBnn5E	BIT 6,(IX+d)	DDCBnn70
ADD A,n	C6nn	BIT 1,(IX+d)	DDCBnn4D	BIT 3,(IY+d)	FDCBnn5F	BIT 6,(IX+d)	DDCBnn71
ADD HL,BC	09	BIT 1,(IX+d)	DDCBnn4E	BIT 3,A	CB5Fnn	BIT 6,(IX+d)	DDCBnn72
ADD HL,DE	19	BIT 1,(IX+d)	DDCBnn4F	BIT 3,B	CB58nn	BIT 6,(IX+d)	DDCBnn73
ADD HL,HL	29	BIT 1,(IY+d)	FDCBnn48	BIT 3,C	CB59nn	BIT 6,(IX+d)	DDCBnn74
ADD HL,SP	39	BIT 1,(IY+d)	FDCBnn49	BIT 3,D	CB5Ann	BIT 6,(IX+d)	DDCBnn75
ADD IX,BC	DD09nn	BIT 1,(IY+d)	FDCBnn4A	BIT 3,E	CB5Bnn	BIT 6,(IX+d)	DDCBnn76
ADD IX,DE	DD19nn	BIT 1,(IY+d)	FDCBnn4B	BIT 3,H	CB5Cnn	BIT 6,(IX+d)	DDCBnn77
ADD IX,IX	DD29nn	BIT 1,(IY+d)	FDCBnn4C	BIT 3,L	CB5Dnn	BIT 6,(IY+d)	FDCBnn70
ADD IX,SP	DD39nn	BIT 1,(IY+d)	FDCBnn4D	BIT 4,(HL)	CB66nn	BIT 6,(IY+d)	FDCBnn71
ADD IY,BC	FD09nn	BIT 1,(IY+d)	FDCBnn4E	BIT 4,(IX+d)	DDCBnn60	BIT 6,(IY+d)	FDCBnn72
ADD IY,DE	FD19nn	BIT 1,(IY+d)	FDCBnn4F	BIT 4,(IX+d)	DDCBnn61	BIT 6,(IY+d)	FDCBnn73
ADD IY,IY	FD29nn	BIT 1,A	CB4Fnn	BIT 4,(IX+d)	DDCBnn62	BIT 6,(IY+d)	FDCBnn74
ADD IY,SP	FD39nn	BIT 1,B	CB48nn	BIT 4,(IX+d)	DDCBnn63	BIT 6,(IY+d)	FDCBnn75
AND A,(HL)	A6	BIT 1,C	CB49nn	BIT 4,(IX+d)	DDCBnn64	BIT 6,(IY+d)	FDCBnn76
AND A,(IX+d)	DDA6nn	BIT 1,D	CB4Ann	BIT 4,(IX+d)	DDCBnn65	BIT 6,(IY+d)	FDCBnn77
AND A,(IY+d)	FDA6nn	BIT 1,E	CB4Bnn	BIT 4,(IX+d)	DDCBnn66	BIT 6,A	CB77nn
AND A,A	A7	BIT 1,H	CB4Cnn	BIT 4,(IX+d)	DDCBnn67	BIT 6,B	CB70nn
AND A,B	A0	BIT 1,L	CB4Dnn	BIT 4,(IY+d)	FDCBnn60	BIT 6,C	CB71nn
AND A,C	A1	BIT 2,(HL)	CB56nn	BIT 4,(IY+d)	FDCBnn61	BIT 6,D	CB72nn
AND A,D	A2	BIT 2,(IX+d)	DDCBnn50	BIT 4,(IY+d)	FDCBnn62	BIT 6,E	CB73nn
AND A,E	A3	BIT 2,(IX+d)	DDCBnn51	BIT 4,(IY+d)	FDCBnn63	BIT 6,H	CB74nn
AND A,H	A4	BIT 2,(IX+d)	DDCBnn52	BIT 4,(IY+d)	FDCBnn64	BIT 6,L	CB75nn
AND A,L	A5	BIT 2,(IX+d)	DDCBnn53	BIT 4,(IY+d)	FDCBnn65	BIT 7,(HL)	CB7Enn
AND A,n	E6nn	BIT 2,(IX+d)	DDCBnn54	BIT 4,(IY+d)	FDCBnn66	BIT 7,(IX+d)	DDCBnn78
AND IXh	DDA4	BIT 2,(IX+d)	DDCBnn55	BIT 4,(IY+d)	FDCBnn67	BIT 7,(IX+d)	DDCBnn79

<i>BIT 7,(IX+d)</i>	<i>DDCBnn7A</i>	DEC DE	1B	JP N,nn	FAnnnn	LD A, n	3Enn
<i>BIT 7,(IX+d)</i>	<i>DDCBnn7B</i>	DEC E	1D	JP NC,nn	D2nnnn	<i>LD A,IXh</i>	<i>DD7C</i>
<i>BIT 7,(IX+d)</i>	<i>DDCBnn7C</i>	DEC H	25	JP NZ,nn	C2nnnn	<i>LD A,IXI</i>	<i>DD7D</i>
<i>BIT 7,(IX+d)</i>	<i>DDCBnn7D</i>	DEC HL	2B	JP P,nn	F2nnnn	<i>LD A,IYh</i>	<i>FD7C</i>
BIT 7,(IX+d)	DDCBnn7E	DEC IX	DD2Bnn	JP PE,nn	EAnnnn	<i>LD A,IYI</i>	<i>FD7D</i>
<i>BIT 7,(IX+d)</i>	<i>DDCBnn7F</i>	<i>DEC IXh</i>	<i>DD25</i>	JP PO,nn	E2nnnn	LD B, (HL)	46
<i>BIT 7,(IY+d)</i>	<i>FDCBnn78</i>	<i>DEC IXI</i>	<i>DD2D</i>	JP Z,nn	CAnnnn	LD B, (IX+d)	DD46nn
<i>BIT 7,(IY+d)</i>	<i>FDCBnn79</i>	DEC IY	FD2Bnn	JP nn	C3nnnn	LD B, (IY+d)	FD46nn
<i>BIT 7,(IY+d)</i>	<i>FDCBnn7A</i>	<i>DEC IYh</i>	<i>FD25</i>	JR C,e	38nn	LD B, A	47
<i>BIT 7,(IY+d)</i>	<i>FDCBnn7B</i>	<i>DEC IYI</i>	<i>FD2D</i>	JR NC,e	30nn	LD B, B	40
<i>BIT 7,(IY+d)</i>	<i>FDCBnn7C</i>	DEC L	2D	JR NZ,e	20nn	LD B, C	41
<i>BIT 7,(IY+d)</i>	<i>FDCBnn7D</i>	DEC SP	3B	JR Z,e	28nn	LD B, D	42
BIT 7,(IY+d)	FDCBnn7E	DI	F3	JR e	18nn	LD B, E	43
<i>BIT 7,(IY+d)</i>	<i>FDCBnn7F</i>	DJNZ e	10nn	LD (BC), A	02	LD B, H	44
BIT 7,A	CB7Fnn	EI	FB	LD (DE), A	12	LD B, L	45
BIT 7,B	CB78nn	EX (SP), HL	E3	LD (HL), A	77	LD B, n	06nn
BIT 7,C	CB79nn	EX (SP), IX	DDE3nn	LD (HL), B	70	<i>LD B,IXh</i>	<i>DD44</i>
BIT 7,D	CB7Ann	EX (SP), IY	FDE3nn	LD (HL), C	71	<i>LD B,IXI</i>	<i>DD45</i>
BIT 7,E	CB7Bnn	EX AF, AF'	08	LD (HL), D	72	<i>LD B,IYh</i>	<i>FD44</i>
BIT 7,H	CB7Cnn	EX DE, HL	EB	LD (HL), E	73	<i>LD B,IYI</i>	<i>FD45</i>
BIT 7,L	CB7Dnn	EXX	D9	LD (HL), H	74	LD BC, (nn)	ED4Bnnnn
CALL C,nn	DCnnnn	HALT	76	LD (HL), L	75	LD BC, nn	01nnnn
CALL N,nn	FCnnnn	IM0	ED46nn	LD (HL), n	36nn	LD C, (HL)	4E
CALL NC,nn	D4nnnn	IM1	ED56nn	LD (IX+d), A	DD77nn	LD C, (IX+d)	DD4Enn
CALL NZ,nn	C4nnnn	IM2	ED5Enn	LD (IX+d), B	DD70nn	LD C, (IY+d)	FD4Enn
CALL P,nn	F4nnnn	IN A,(C)	ED7Bnn	LD (IX+d), C	DD71nn	LD C, A	4F
CALL PE,nn	ECnnnn	IN A,(n)	DBnn	LD (IX+d), D	DD72nn	LD C, B	48
CALL PO,nn	E4nnnn	IN B,(C)	ED40nn	LD (IX+d), E	DD73nn	LD C, C	49
CALL Z,nn	CCnnnn	IN C,(C)	ED48nn	LD (IX+d), H	DD74nn	LD C, D	4A
CALL nn	CDnnnn	IN D,(C)	ED50nn	LD (IX+d), L	DD75nn	LD C, E	4B
CCF	3F	IN E,(C)	ED58nn	LD (IX+d), n	DD36nnnn	LD C, H	4C
CCF	3F	<i>IN F,(C)</i>	<i>ED70nn</i>	LD (IY+d), A	FD77nn	LD C, L	4D
CP (HL)	BE	IN H,(C)	ED60nn	LD (IY+d), B	FD70nn	LD C, n	0Enn
CP (IX+d)	DDBEnn	IN L,(C)	ED68nn	LD (IY+d), C	FD71nn	<i>LD C,IXh</i>	<i>DD4C</i>
CP (IY+d)	FDBEnn	INC (HL)	34	LD (IY+d), D	FD72nn	<i>LD C,IXI</i>	<i>DD4D</i>
CP A	BF	INC (IX+d)	DD34nn	LD (IY+d), E	FD73nn	<i>LD C,IYh</i>	<i>FD4C</i>
CP B	B8	INC (IY+d)	FD34nn	LD (IY+d), H	FD74nn	<i>LD C,IYI</i>	<i>FD4D</i>
CP C	B9	INC A	3C	LD (IY+d), L	FD75nn	LD D, (HL)	56
CP D	BA	INC B	04	LD (IY+d), n	FD36nnnn	LD D, (IX+d)	DD56nn
CP E	BB	INC BC	03	LD (nn), A	32nnnn	LD D, (IY+d)	FD56nn
CP H	BC	INC C	0C	LD (nn), BC	ED43nnnn	LD D, A	57
<i>CP IXh</i>	<i>DDBC</i>	INC D	14	LD (nn), DE	ED53nnnn	LD D, B	50
<i>CP IXI</i>	<i>DDBD</i>	INC DE	13	LD (nn), HL	22nnnn	LD D, C	51
<i>CP IYh</i>	<i>FDBC</i>	INC E	1C	LD (nn), HL	ED63nnnn	LD D, D	52
<i>CP IYI</i>	<i>FDDB</i>	INC H	24	LD (nn), IX	DD22nnnn	LD D, E	53
CP L	BD	INC HL	23	LD (nn), IY	FD22nnnn	LD D, H	54
CP n	FEnn	INC IX	DD23nn	LD (nn), SP	ED73nnnn	LD D, L	55
CPD	EDA9nn	<i>INC IXh</i>	<i>DD24</i>	LD A, (BC)	0A	LD D, n	16nn
CPDR	EDB9nn	<i>INC IXI</i>	<i>DD2C</i>	LD A, (DE)	1A	<i>LD D,IXh</i>	<i>DD54</i>
CPI	EDA1nn	INC IY	FD23nn	LD A, (HL)	7E	<i>LD D,IXI</i>	<i>DD55</i>
CPIR	EDB1nn	<i>INC IYh</i>	<i>FD24</i>	LD A, (IX+d)	DD7Enn	<i>LD D,IYh</i>	<i>FD54</i>
CPL	2F	<i>INC IYI</i>	<i>FD2C</i>	LD A, (IY+d)	FD7Enn	<i>LD D,IYI</i>	<i>FD55</i>
CPL	2F	INC L	2C	LD A, (nn)	3Annnn	LD DE, (nn)	ED5Bnnnn
DAA	27	INC SP	33	LD A, A	7F	LD DE, nn	11nnnn
DEC (HL)	35	IND	EDAAnn	LD A, B	78	LD E, (HL)	5E
DEC (IX+d)	DD35nn	INDR	EDBAnn	LD A, C	79	LD E, (IX+d)	DD5Enn
DEC (IY+d)	FD35nn	INI	EDA2nn	LD A, D	7A	LD E, (IY+d)	FD5Enn
DEC A	3D	INIR	EDB2nn	LD A, E	7B	LD E, A	5F
DEC B	05	JP (HL)	E9	LD A, H	7C	LD E, B	58
DEC BC	0B	JP (IX)	DDE9nn	LD A, I	ED57nn	LD E, C	59
DEC C	0D	JP (IY)	FDE9nn	LD A, L	7D	LD E, D	5A
DEC D	15	JP C,nn	DAnnnn	LD A, R	ED5Fnn	LD E, E	5B

LD E, H	5C	LD L, B	68	RES 0,(IY+d)	FDCBnn86	RES 6,B	CBB0nn
LD E, L	5D	LD L, C	69	RES 0,A	CB87nn	RES 6,C	CBB1nn
LD E, n	1Enn	LD L, D	6A	RES 0,B	CB80nn	RES 6,D	CBB2nn
<i>LD E,IXh</i>	<i>DD5C</i>	LD L, E	6B	RES 0,C	CB81nn	RES 6,E	CBB3nn
<i>LD E,IXI</i>	<i>DD5D</i>	LD L, H	6C	RES 0,D	CB82nn	RES 6,H	CBB4nn
<i>LD E,IYh</i>	<i>FD5C</i>	LD L, L	6D	RES 0,E	CB83nn	RES 6,L	CBB5nn
<i>LD E,IYI</i>	<i>FD5D</i>	LD L, n	2Enn	RES 0,H	CB84nn	RES 7,(HL)	CBBEnn
LD H, (HL)	66	LD R, A	ED4Fnn	RES 0,L	CB85nn	RES 7,(IX+d)	DDCBnnBE
LD H, (IX+d)	DD66nn	LD SP, (nn)	ED7Bnnnn	RES 1,(HL)	CB8Enn	RES 7,(IY+d)	FDCBnnBE
LD H, (IY+d)	FD66nn	LD SP, HL	F9	RES 1,(IX+d)	DDCBnn8E	RES 7,A	CBBFnn
LD H, A	67	LD SP, IX	DDF9nn	RES 1,(IY+d)	FDCBnn8E	RES 7,B	CBB8nn
LD H, B	60	LD SP, IY	FDF9nn	RES 1,A	CB8Fnn	RES 7,C	CBB9nn
LD H, C	61	LD SP, nn	31nnnn	RES 1,B	CB88nn	RES 7,D	CBBAnn
LD H, D	62	LDD	EDA8nn	RES 1,C	CB89nn	RES 7,E	CBBBnn
LD H, E	63	LDDR	EDB8nn	RES 1,D	CB8Ann	RES 7,H	CBBcnn
LD H, H	64	LDI	EDA0nn	RES 1,E	CB8Bnn	RES 7,L	CBBDnn
LD H, L	65	LDIR	EDB0nn	RES 1,H	CB8Cnn	<i>RES A,0,(IX+nn)</i>	<i>DDCBnn87</i>
LD H, n	26nn	NEG	ED44nn	RES 1,L	CB8Dnn	<i>RES A,0,(IY+nn)</i>	<i>FDCBnn87</i>
LD HL, (nn)	2Annnn	NEG	ED44nn	RES 2,(HL)	CB96nn	<i>RES A,1,(IX+nn)</i>	<i>DDCBnn8F</i>
LD HL, (nn)	ED6Bnnnn	NOP	00	RES 2,(IX+d)	DDCBnn96	<i>RES A,1,(IY+nn)</i>	<i>FDCBnn8F</i>
LD HL, nn	21nnnn	OR A,(HL)	B6	RES 2,(IY+d)	FDCBnn96	<i>RES A,2,(IX+nn)</i>	<i>DDCBnn97</i>
LD I, A	ED47nn	OR A,(IX+d)	DDB6nn	RES 2,A	CB97nn	<i>RES A,2,(IY+nn)</i>	<i>FDCBnn97</i>
LD IX, (nn)	DD2Annnn	OR A,(IY+d)	FDB6nn	RES 2,B	CB90nn	<i>RES A,3,(IX+nn)</i>	<i>DDCBnn9F</i>
LD IX, nn	DD21nnnn	OR A,A	B7	RES 2,C	CB91nn	<i>RES A,3,(IY+nn)</i>	<i>FDCBnn9F</i>
<i>LD IXh,A</i>	<i>DD67</i>	OR A,B	B0	RES 2,D	CB92nn	<i>RES A,4,(IX+nn)</i>	<i>DDCBnnA7</i>
<i>LD IXh,B</i>	<i>DD60</i>	OR A,C	B1	RES 2,E	CB93nn	<i>RES A,4,(IY+nn)</i>	<i>FDCBnnA7</i>
<i>LD IXh,C</i>	<i>DD61</i>	OR A,D	B2	RES 2,H	CB94nn	<i>RES A,5,(IX+nn)</i>	<i>DDCBnnAF</i>
<i>LD IXh,D</i>	<i>DD62</i>	OR A,E	B3	RES 2,L	CB95nn	<i>RES A,5,(IY+nn)</i>	<i>FDCBnnAF</i>
<i>LD IXh,E</i>	<i>DD63</i>	OR A,H	B4	RES 3,(HL)	CB9Enn	<i>RES A,6,(IX+nn)</i>	<i>DDCBnnB7</i>
<i>LD IXh,IHh</i>	<i>DD64</i>	OR A,L	B5	RES 3,(IX+d)	DDCBnn9E	<i>RES A,6,(IY+nn)</i>	<i>FDCBnnB7</i>
<i>LD IXh,IHI</i>	<i>DD65</i>	OR A,n	F6nn	RES 3,(IY+d)	FDCBnn9E	<i>RES A,7,(IX+nn)</i>	<i>DDCBnnBF</i>
<i>LD IXh,n</i>	<i>DD26nn</i>	<i>OR IXh</i>	<i>DDB4</i>	RES 3,A	CB9Fnn	<i>RES A,7,(IY+nn)</i>	<i>FDCBnnBF</i>
<i>LD IXI,A</i>	<i>DD6F</i>	<i>OR IXI</i>	<i>DDB5</i>	RES 3,B	CB98nn	<i>RES B,0,(IX+nn)</i>	<i>DDCBnn80</i>
<i>LD IXI,B</i>	<i>DD68</i>	<i>OR IYh</i>	<i>FDB4</i>	RES 3,C	CB99nn	<i>RES B,0,(IY+nn)</i>	<i>FDCBnn80</i>
<i>LD IXI,C</i>	<i>DD69</i>	<i>OR IYI</i>	<i>FDB5</i>	RES 3,D	CB9Ann	<i>RES B,1,(IX+nn)</i>	<i>DDCBnn88</i>
<i>LD IXI,D</i>	<i>DD6A</i>	OUT (C),A	ED79nn	RES 3,E	CB9Bnn	<i>RES B,1,(IY+nn)</i>	<i>FDCBnn88</i>
<i>LD IXI,E</i>	<i>DD6B</i>	OUT (C),B	ED41nn	RES 3,H	CB9Cnn	<i>RES B,2,(IX+nn)</i>	<i>DDCBnn90</i>
<i>LD IXI,IHh</i>	<i>DD6C</i>	OUT (C),C	ED49nn	RES 3,L	CB9Dnn	<i>RES B,2,(IY+nn)</i>	<i>FDCBnn90</i>
<i>LD IXI,IHI</i>	<i>DD6D</i>	OUT (C),D	ED51nn	RES 4,(HL)	CBA6nn	<i>RES B,3,(IX+nn)</i>	<i>DDCBnn98</i>
<i>LD IXI,n</i>	<i>DD2Enn</i>	OUT (C),E	ED59nn	RES 4,(IX+d)	DDCBnnA6	<i>RES B,3,(IY+nn)</i>	<i>FDCBnn98</i>
LD IY, (nn)	FD2Annnn	<i>OUT (C),F</i>	<i>ED71nn</i>	RES 4,(IY+d)	FDCBnnA6	<i>RES B,4,(IX+nn)</i>	<i>DDCBnnA0</i>
LD IY, nn	FD21nnnn	OUT (C),H	ED61nn	RES 4,A	CBA7nn	<i>RES B,4,(IY+nn)</i>	<i>FDCBnnA0</i>
<i>LD IYh,A</i>	<i>FD67</i>	OUT (C),L	ED69nn	RES 4,B	CBA0nn	<i>RES B,5,(IX+nn)</i>	<i>DDCBnnA8</i>
<i>LD IYh,B</i>	<i>FD60</i>	OUT (n),A	D3nn	RES 4,C	CBA1nn	<i>RES B,5,(IY+nn)</i>	<i>FDCBnnA8</i>
<i>LD IYh,C</i>	<i>FD61</i>	OUTD	EDABnn	RES 4,D	CBA2nn	<i>RES B,6,(IX+nn)</i>	<i>DDCBnnB0</i>
<i>LD IYh,D</i>	<i>FD62</i>	OUTDR	EDBBnn	RES 4,E	CBA3nn	<i>RES B,6,(IY+nn)</i>	<i>FDCBnnB0</i>
<i>LD IYh,E</i>	<i>FD63</i>	OUTI	EDA3nn	RES 4,H	CBA4nn	<i>RES B,7,(IX+nn)</i>	<i>DDCBnnB8</i>
<i>LD IYh,IHh</i>	<i>FD64</i>	OUTIR	EDB3nn	RES 4,L	CBA5nn	<i>RES B,7,(IY+nn)</i>	<i>FDCBnnB8</i>
<i>LD IYh,IHI</i>	<i>FD65</i>	POP AF	F1	RES 5,(HL)	CBAEnn	<i>RES C,0,(IX+nn)</i>	<i>DDCBnn81</i>
<i>LD IYh,n</i>	<i>FD26nn</i>	POP BC	C1	RES 5,(IX+d)	DDCBnnAE	<i>RES C,0,(IY+nn)</i>	<i>FDCBnn81</i>
<i>LD IYI,A</i>	<i>FD6F</i>	POP DE	D1	RES 5,(IY+d)	FDCBnnAE	<i>RES C,1,(IX+nn)</i>	<i>DDCBnn89</i>
<i>LD IYI,B</i>	<i>FD68</i>	POP HL	E1	RES 5,A	CBAFnn	<i>RES C,1,(IY+nn)</i>	<i>FDCBnn89</i>
<i>LD IYI,C</i>	<i>FD69</i>	POP IX	DDE1nn	RES 5,B	CBA8nn	<i>RES C,2,(IX+nn)</i>	<i>DDCBnn91</i>
<i>LD IYI,D</i>	<i>FD6A</i>	POP IY	FDE1nn	RES 5,C	CBA9nn	<i>RES C,2,(IY+nn)</i>	<i>FDCBnn91</i>
<i>LD IYI,E</i>	<i>FD6B</i>	PUSH AF	F5	RES 5,D	CBAAnn	<i>RES C,3,(IX+nn)</i>	<i>DDCBnn99</i>
<i>LD IYI,IHh</i>	<i>FD6C</i>	PUSH BC	C5	RES 5,E	CBABnn	<i>RES C,3,(IY+nn)</i>	<i>FDCBnn99</i>
<i>LD IYI,IHI</i>	<i>FD6D</i>	PUSH DE	D5	RES 5,H	CBACnn	<i>RES C,4,(IX+nn)</i>	<i>DDCBnnA1</i>
<i>LD IYI,n</i>	<i>FD2Enn</i>	PUSH HL	E5	RES 5,L	CBADnn	<i>RES C,4,(IY+nn)</i>	<i>FDCBnnA1</i>
LD L, (HL)	6E	PUSH IX	DDE5nn	RES 6,(HL)	CBB6nn	<i>RES C,5,(IX+nn)</i>	<i>DDCBnnA9</i>
LD L, (IX+d)	DD6Enn	PUSH IY	FDE5nn	RES 6,(IX+d)	DDCBnnB6	<i>RES C,5,(IY+nn)</i>	<i>FDCBnnA9</i>
LD L, (IY+d)	FD6Enn	RES 0,(HL)	CB86nn	RES 6,(IY+d)	FDCBnnB6	<i>RES C,6,(IX+nn)</i>	<i>DDCBnnB1</i>
LD L, A	6F	RES 0,(IX+d)	DDCBnn86	RES 6,A	CBB7nn	<i>RES C,6,(IY+nn)</i>	<i>FDCBnnB1</i>

<i>RES C,7,(IX+nn) DDCBnnB9</i>	<i>RES L,6,(IX+nn) DDCBnnB5</i>	<i>RLC L,(IX+d) DDCBnn05</i>	RST 7	FF		
<i>RES C,7,(IY+nn) FDCBnnB9</i>	<i>RES L,6,(IY+nn) FDCBnnB5</i>	<i>RLC L,(IY+d) FDCBnn05</i>	SBC A,(HL)	9E		
<i>RES D,0,(IX+nn) DDCBnn82</i>	<i>RES L,7,(IX+nn) DDCBnnBD</i>	RLCA	07	SBC A,(IX+d) DD9Enn		
<i>RES D,0,(IY+nn) FDCBnn82</i>	<i>RES L,7,(IY+nn) FDCBnnBD</i>	RLD (HL)	ED6Fnn	SBC A,(IY+d) FD9Enn		
<i>RES D,1,(IX+nn) DDCBnn8A</i>	RET	C9	RR (HL)	CB1Enn	SBC A,A	9F
<i>RES D,1,(IY+nn) FDCBnn8A</i>	RET C	D8	RR (IX+d)	DDCBnn1E	SBC A,B	98
<i>RES D,2,(IX+nn) DDCBnn92</i>	RET N	F8	RR (IY+d)	FDCBnn1E	SBC A,C	99
<i>RES D,2,(IY+nn) FDCBnn92</i>	RET NC	D0	RR A	CB1Fnn	SBC A,D	9A
<i>RES D,3,(IX+nn) DDCBnn9A</i>	RET NZ	C0	<i>RR A,(IX+d) DDCBnn1F</i>	SBC A,E	9B	
<i>RES D,3,(IY+nn) FDCBnn9A</i>	RET P	F0	<i>RR A,(IY+d) FDCBnn1F</i>	SBC A,H	9C	
<i>RES D,4,(IX+nn) DDCBnnA2</i>	RET PE	E8	RR B	CB18nn	<i>SBC A,IXh</i>	DD9C
<i>RES D,4,(IY+nn) FDCBnnA2</i>	RET PO	E0	<i>RR B,(IX+d) DDCBnn18</i>	<i>SBC A,IXl</i>	DD9D	
<i>RES D,5,(IX+nn) DDCBnnAA</i>	RET Z	C8	<i>RR B,(IY+d) FDCBnn18</i>	<i>SBC A,IYh</i>	FD9C	
<i>RES D,5,(IY+nn) FDCBnnAA</i>	RETI	ED4Dnn	RR C	CB19nn	<i>SBC A,IYl</i>	FD9D
<i>RES D,6,(IX+nn) DDCBnnB2</i>	RETN	ED45nn	<i>RR C,(IX+d) DDCBnn19</i>	SBC A,L	9D	
<i>RES D,6,(IY+nn) FDCBnnB2</i>	RL (HL)	CB16nn	<i>RR C,(IY+d) FDCBnn19</i>	SBC A,n	DEnn	
<i>RES D,7,(IX+nn) DDCBnnBA</i>	RL (IX+d)	DDCBnn16	RR D	CB1Ann	SBC HL,BC	ED42nn
<i>RES D,7,(IY+nn) FDCBnnBA</i>	RL (IY+d)	FDCBnn16	<i>RR D,(IX+d) DDCBnn1A</i>	SBC HL,DE	ED52nn	
<i>RES E,0,(IX+nn) DDCBnn83</i>	RL A	CB17nn	<i>RR D,(IY+d) FDCBnn1A</i>	SBC HL,HL	ED62nn	
<i>RES E,0,(IY+nn) FDCBnn83</i>	<i>RL A,(IX+d) DDCBnn17</i>	<i>RR E</i>	CB1Bnn	SBC HL,SP	ED72nn	
<i>RES E,1,(IX+nn) DDCBnn8B</i>	<i>RL A,(IY+d) FDCBnn17</i>	<i>RR E,(IX+d) DDCBnn1B</i>	<i>RR E,(IY+d) FDCBnn1B</i>	SCF	37	
<i>RES E,1,(IY+nn) FDCBnn8B</i>	RL B	CB10nn	<i>RR E,(IY+d) FDCBnn1B</i>	SET 0,(HL)	CBC6nn	
<i>RES E,2,(IX+nn) DDCBnn93</i>	<i>RL B,(IX+d) DDCBnn10</i>	RR H	CB1Cnn	SET 0,(IX+d)	DDCBnnC6	
<i>RES E,2,(IY+nn) FDCBnn93</i>	<i>RL B,(IY+d) FDCBnn10</i>	<i>RR H,(IX+d) DDCBnn1C</i>	<i>RR H,(IY+d) FDCBnn1C</i>	SET 0,(IY+d)	FDCBnnC6	
<i>RES E,3,(IX+nn) DDCBnn9B</i>	RL C	CB11nn	<i>RR L,(IX+d) DDCBnn1D</i>	SET 0,A	CBC7nn	
<i>RES E,3,(IY+nn) FDCBnn9B</i>	<i>RL C,(IX+d) DDCBnn11</i>	RR L	CB1Dnn	SET 0,B	CBC0nn	
<i>RES E,4,(IX+nn) DDCBnnA3</i>	<i>RL C,(IY+d) FDCBnn11</i>	<i>RR L,(IY+d) FDCBnn1D</i>	RRA	1F	SET 0,C	CBC1nn
<i>RES E,4,(IY+nn) FDCBnnA3</i>	RL D	CB12nn	<i>RR L,(IY+d) FDCBnn1D</i>	SET 0,D	CBC2nn	
<i>RES E,5,(IX+nn) DDCBnnAB</i>	<i>RL D,(IX+d) DDCBnn12</i>	RRC (HL)	CB0Enn	SET 0,E	CBC3nn	
<i>RES E,5,(IY+nn) FDCBnnAB</i>	<i>RL D,(IY+d) FDCBnn12</i>	RRC (IX+d)	DDCBnn0E	SET 0,H	CBC4nn	
<i>RES E,6,(IX+nn) DDCBnnB3</i>	RL E	CB13nn	RRC (IY+d)	FDCBnn0E	SET 0,L	CBC5nn
<i>RES E,6,(IY+nn) FDCBnnB3</i>	<i>RL E,(IX+d) DDCBnn13</i>	RRC A	CB0Fnn	SET 1,(HL)	CBCEnn	
<i>RES E,7,(IX+nn) DDCBnnBB</i>	<i>RL E,(IY+d) FDCBnn13</i>	<i>RRC A,(IX+d) DDCBnn0F</i>	<i>RRC A,(IY+d) FDCBnn0F</i>	SET 1,(IX+d)	DDCBnnCE	
<i>RES E,7,(IY+nn) FDCBnnBB</i>	RL H	CB14nn	<i>RRC B</i>	CB08nn	SET 1,(IY+d)	FDCBnnCE
<i>RES H,0,(IX+nn) DDCBnn84</i>	<i>RL H,(IX+d) DDCBnn14</i>	<i>RRC B,(IX+d) DDCBnn08</i>	<i>RRC B,(IY+d) FDCBnn08</i>	SET 1,A	CBCFnn	
<i>RES H,0,(IY+nn) FDCBnn84</i>	<i>RL H,(IY+d) FDCBnn14</i>	RRC C	CB09nn	SET 1,B	CBC8nn	
<i>RES H,1,(IX+nn) DDCBnn8C</i>	RL L	CB15nn	<i>RRC C,(IX+d) DDCBnn09</i>	SET 1,C	CBC9nn	
<i>RES H,1,(IY+nn) FDCBnn8C</i>	<i>RL L,(IX+d) DDCBnn15</i>	<i>RRC C,(IY+d) FDCBnn09</i>	<i>RRC D</i>	CB0Ann	SET 1,D	CBCAnn
<i>RES H,2,(IX+nn) DDCBnn94</i>	<i>RL L,(IY+d) FDCBnn15</i>	RRC D	CB0Ann	SET 1,E	CBCBnn	
<i>RES H,2,(IY+nn) FDCBnn94</i>	RLA	17	<i>RRC D,(IX+d) DDCBnn0A</i>	SET 1,H	CBCAnn	
<i>RES H,3,(IX+nn) DDCBnn9C</i>	RLC (HL)	CB06nn	<i>RRC D,(IY+d) FDCBnn0A</i>	SET 1,L	CBCDnn	
<i>RES H,3,(IY+nn) FDCBnn9C</i>	RLC (IX+d)	DDCBnn06	<i>RRC E</i>	CB0Bnn	SET 2,(HL)	CBD6nn
<i>RES H,4,(IX+nn) DDCBnnA4</i>	RLC (IY+d)	FDCBnn06	<i>RRC E,(IX+d) DDCBnn0B</i>	SET 2,(IX+d)	DDCBnnD6	
<i>RES H,4,(IY+nn) FDCBnnA4</i>	RLC A	CB07nn	<i>RRC E,(IY+d) FDCBnn0B</i>	SET 2,(IY+d)	FDCBnnD6	
<i>RES H,5,(IX+nn) DDCBnnAC</i>	<i>RLC A,(IX+d) DDCBnn07</i>	RRC H	CB0Cnn	SET 2,A	CBD7nn	
<i>RES H,5,(IY+nn) FDCBnnAC</i>	<i>RLC A,(IY+d) FDCBnn07</i>	<i>RRC H,(IX+d) DDCBnn0C</i>	<i>RRC H,(IY+d) FDCBnn0C</i>	SET 2,B	CBD0nn	
<i>RES H,6,(IX+nn) DDCBnnB4</i>	RLC B	CB00nn	<i>RRC I</i>	CB0Dnn	SET 2,C	CBD1nn
<i>RES H,6,(IY+nn) FDCBnnB4</i>	<i>RLC B,(IX+d) DDCBnn00</i>	<i>RRC I,(IX+d) DDCBnn0D</i>	<i>RRC L</i>	CB0Dnn	SET 2,D	CBD2nn
<i>RES H,7,(IX+nn) DDCBnnBC</i>	<i>RLC B,(IY+d) FDCBnn00</i>	RRC L	CB0Dnn	SET 2,E	CBD3nn	
<i>RES H,7,(IY+nn) FDCBnnBC</i>	RLC C	CB01nn	<i>RRC L,(IX+d) DDCBnn0D</i>	SET 2,H	CBD4nn	
<i>RES L,0,(IX+nn) DDCBnn85</i>	<i>RLC C,(IX+d) DDCBnn01</i>	<i>RRC L,(IY+d) FDCBnn0D</i>	RRCA	0F	SET 2,L	CBD5nn
<i>RES L,0,(IY+nn) FDCBnn85</i>	<i>RLC C,(IY+d) FDCBnn01</i>	RRD (HL)	ED67nn	SET 3,(HL)	CBDEnn	
<i>RES L,1,(IX+nn) DDCBnn8D</i>	RLC D	CB02nn	RST 0	C7	SET 3,(IX+d)	DDCBnnDE
<i>RES L,1,(IY+nn) FDCBnn8D</i>	<i>RLC D,(IX+d) DDCBnn02</i>	RST 1	CF	SET 3,(IY+d)	FDCBnnDE	
<i>RES L,2,(IX+nn) DDCBnn95</i>	<i>RLC D,(IY+d) FDCBnn02</i>	RST 2	D7	SET 3,A	CBD7nn	
<i>RES L,2,(IY+nn) FDCBnn95</i>	RLC E	CB03nn	RST 3	DF	SET 3,B	CBD8nn
<i>RES L,3,(IX+nn) DDCBnn9D</i>	<i>RLC E,(IX+d) DDCBnn03</i>	RST 4	E7	SET 3,C	CBD9nn	
<i>RES L,3,(IY+nn) FDCBnn9D</i>	<i>RLC E,(IY+d) FDCBnn03</i>	RST 5	EF	SET 3,D	CBDAnn	
<i>RES L,4,(IX+nn) DDCBnnA5</i>	RLC H	CB04nn	RST 6	F7	SET 3,E	CBD8nn
<i>RES L,4,(IY+nn) FDCBnnA5</i>	<i>RLC H,(IX+d) DDCBnn04</i>			SET 3,H	CBDAnn	
<i>RES L,5,(IX+nn) DDCBnnAD</i>	<i>RLC H,(IY+d) FDCBnn04</i>			SET 3,L	CBDAnn	
<i>RES L,5,(IY+nn) FDCBnnAD</i>	RLC L	CB05nn		SET 4,(HL)	CBE6nn	

SET 4,(IX+d)	DDCBnnE6	SET B,3,(IY+nn) DDCBnnD8	SET H,2,(IY+nn) DDCBnnD4	SLL C,(IY+d)	FDCBnn31	
SET 4,(IY+d)	FDCBnnE6	SET B,4,(IX+nn) DDCBnnE0	SET H,3,(IX+nn) DDCBnnDC	SLL D	CB32	
SET 4,A	CBE7nn	SET B,4,(IY+nn) DDCBnnE0	SET H,3,(IY+nn) DDCBnnDC	SLL D,(IX+d)	DDCBnn32	
SET 4,B	CBE0nn	SET B,5,(IX+nn) DDCBnnE8	SET H,4,(IX+nn) DDCBnnE4	SLL D,(IY+d)	FDCBnn32	
SET 4,C	CBE1nn	SET B,5,(IY+nn) DDCBnnE8	SET H,4,(IY+nn) DDCBnnE4	SLL E	CB33	
SET 4,D	CBE2nn	SET B,6,(IX+nn) DDCBnnF0	SET H,5,(IX+nn) DDCBnnEC	SLL E,(IX+d)	DDCBnn33	
SET 4,E	CBE3nn	SET B,6,(IY+nn) DDCBnnF0	SET H,5,(IY+nn) DDCBnnEC	SLL E,(IY+d)	FDCBnn33	
SET 4,H	CBE4nn	SET B,7,(IX+nn) DDCBnnF8	SET H,6,(IX+nn) DDCBnnF4	SLL H	CB34	
SET 4,L	CBE5nn	SET B,7,(IY+nn) DDCBnnF8	SET H,6,(IY+nn) DDCBnnF4	SLL H,(IX+d)	DDCBnn34	
SET 5,(HL)	CBEEnn	SET C,0,(IX+nn) DDCBnnC1	SET H,7,(IX+nn) DDCBnnFC	SLL H,(IY+d)	FDCBnn34	
SET 5,(IX+d)	DDCBnnEE	SET C,0,(IY+nn) DDCBnnC1	SET H,7,(IY+nn) DDCBnnFC	SLL L	CB35	
SET 5,(IY+d)	FDCBnnEE	SET C,1,(IX+nn) DDCBnnC9	SET L,0,(IX+nn) DDCBnnC5	SLL L,(IX+d)	DDCBnn35	
SET 5,A	CBEFnn	SET C,1,(IY+nn) DDCBnnC9	SET L,0,(IY+nn) FDCBnnC5	SLL L,(IY+d)	FDCBnn35	
SET 5,B	CBE8nn	SET C,2,(IX+nn) DDCBnnD1	SET L,1,(IX+nn) DDCBnnCD	SRA (HL)	CB2Enn	
SET 5,C	CBE9nn	SET C,2,(IY+nn) DDCBnnD1	SET L,1,(IY+nn) FDCBnnCD	SRA (IX+d)	DDCBnn2E	
SET 5,D	CBEAnn	SET C,3,(IX+nn) DDCBnnD9	SET L,2,(IX+nn) DDCBnnD5	SRA (IY+d)	FDCBnn2E	
SET 5,E	CBEBnn	SET C,3,(IY+nn) DDCBnnD9	SET L,2,(IY+nn) FDCBnnD5	SRA A	CB2Fnn	
SET 5,H	CBEcnn	SET C,4,(IX+nn) DDCBnnE1	SET L,3,(IX+nn) DDCBnnDD	SRA A,(IX+d)	DDCBnn2F	
SET 5,L	CBEdnn	SET C,4,(IY+nn) DDCBnnE1	SET L,3,(IY+nn) FDCBnnDD	SRA A,(IY+d)	FDCBnn2F	
SET 6,(HL)	CBF6nn	SET C,5,(IX+nn) DDCBnnE9	SET L,4,(IX+nn) DDCBnnE5	SRA B	CB28nn	
SET 6,(IX+d)	DDCBnnF6	SET C,5,(IY+nn) DDCBnnE9	SET L,4,(IY+nn) FDCBnnE5	SRA B,(IX+d)	DDCBnn28	
SET 6,(IY+d)	FDCBnnF6	SET C,6,(IX+nn) DDCBnnF1	SET L,5,(IX+nn) DDCBnnED	SRA B,(IY+d)	FDCBnn28	
SET 6,A	CBF7nn	SET C,6,(IY+nn) FDCBnnF1	SET L,5,(IY+nn) FDCBnnED	SRA C	CB29nn	
SET 6,B	CBF0nn	SET C,7,(IX+nn) DDCBnnF9	SET L,6,(IX+nn) DDCBnnF5	SRA C,(IX+d)	DDCBnn29	
SET 6,C	CBF1nn	SET C,7,(IY+nn) FDCBnnF9	SET L,6,(IY+nn) FDCBnnF5	SRA C,(IY+d)	FDCBnn29	
SET 6,D	CBF2nn	SET D,0,(IX+nn) DDCBnnC2	SET L,7,(IX+nn) DDCBnnFD	SRA D	CB2Ann	
SET 6,E	CBF3nn	SET D,0,(IY+nn) FDCBnnC2	SET L,7,(IY+nn) FDCBnnFD	SRA D,(IX+d)	DDCBnn2A	
SET 6,H	CBF4nn	SET D,1,(IX+nn) DDCBnnCA	SLA (HL)	CB26nn	SRA D,(IY+d)	FDCBnn2A
SET 6,L	CBF5nn	SET D,1,(IY+nn) FDCBnnCA	SLA (IX+d)	DDCBnn26	SRA E	CB2Bnn
SET 7,(HL)	CBFEnn	SET D,2,(IX+nn) DDCBnnD2	SLA (IY+d)	FDCBnn26	SRA E,(IX+d)	DDCBnn2B
SET 7,(IX+d)	DDCBnnFE	SET D,2,(IY+nn) FDCBnnD2	SLA A	CB27nn	SRA E,(IY+d)	FDCBnn2B
SET 7,(IY+d)	FDCBnnFE	SET D,3,(IX+nn) DDCBnnDA	SLA A,(IX+d)	DDCBnn27	SRA H	CB2Cnn
SET 7,A	CBFFnn	SET D,3,(IY+nn) FDCBnnDA	SLA A,(IY+d)	FDCBnn27	SRA H,(IX+d)	DDCBnn2C
SET 7,B	CBF8nn	SET D,4,(IX+nn) DDCBnnE2	SLA B	CB20nn	SRA H,(IY+d)	FDCBnn2C
SET 7,C	CBF9nn	SET D,4,(IY+nn) FDCBnnE2	SLA B,(IX+d)	DDCBnn20	SRA L	CB2Dnn
SET 7,D	CBFAnn	SET D,5,(IX+nn) DDCBnnEA	SLA B,(IY+d)	FDCBnn20	SRA L,(IX+d)	DDCBnn2D
SET 7,E	CBFBnn	SET D,5,(IY+nn) FDCBnnEA	SLA C	CB21nn	SRA L,(IY+d)	FDCBnn2D
SET 7,H	CBFCnn	SET D,6,(IX+nn) DDCBnnF2	SLA C,(IX+d)	DDCBnn21	SRL (HL)	CB3Enn
SET 7,L	CBFDnn	SET D,6,(IY+nn) FDCBnnF2	SLA C,(IY+d)	FDCBnn21	SRL (IX+d)	DDCBnn3E
SET A,0,(IX+nn)	DDCBnnC7	SET D,7,(IX+nn) DDCBnnFA	SLA D	CB22nn	SRL (IY+d)	FDCBnn3E
SET A,0,(IY+nn)	FDCBnnC7	SET D,7,(IY+nn) FDCBnnFA	SLA D,(IX+d)	DDCBnn22	SRL A	CB3Fnn
SET A,1,(IX+nn)	DDCBnnCF	SET E,0,(IX+nn) DDCBnnC3	SLA D,(IY+d)	FDCBnn22	SRL A,(IX+d)	DDCBnn3F
SET A,1,(IY+nn)	FDCBnnCF	SET E,0,(IY+nn) FDCBnnC3	SLA E	CB23nn	SRL A,(IY+d)	FDCBnn3F
SET A,2,(IX+nn)	DDCBnnD7	SET E,1,(IX+nn) DDCBnnCB	SLA E,(IX+d)	DDCBnn23	SRL B	CB38nn
SET A,2,(IY+nn)	FDCBnnD7	SET E,1,(IY+nn) FDCBnnCB	SLA E,(IY+d)	FDCBnn23	SRL B,(IX+d)	DDCBnn38
SET A,3,(IX+nn)	DDCBnnDF	SET E,2,(IX+nn) DDCBnnD3	SLA H	CB24nn	SRL B,(IY+d)	FDCBnn38
SET A,3,(IY+nn)	FDCBnnDF	SET E,2,(IY+nn) FDCBnnD3	SLA H,(IX+d)	DDCBnn24	SRL C	CB39nn
SET A,4,(IX+nn)	DDCBnnE7	SET E,3,(IX+nn) DDCBnnDB	SLA H,(IY+d)	FDCBnn24	SRL C,(IX+d)	DDCBnn39
SET A,4,(IY+nn)	FDCBnnE7	SET E,3,(IY+nn) FDCBnnDB	SLA L	CB25nn	SRL C,(IY+d)	FDCBnn39
SET A,5,(IX+nn)	DDCBnnEF	SET E,4,(IX+nn) DDCBnnE3	SLA L,(IX+d)	DDCBnn25	SRL D	CB3Ann
SET A,5,(IY+nn)	FDCBnnEF	SET E,4,(IY+nn) FDCBnnE3	SLA L,(IY+d)	FDCBnn25	SRL D,(IX+d)	DDCBnn3A
SET A,6,(IX+nn)	DDCBnnF7	SET E,5,(IX+nn) DDCBnnEB	SLL (HL)	CB36	SRL D,(IY+d)	FDCBnn3A
SET A,6,(IY+nn)	FDCBnnF7	SET E,5,(IY+nn) FDCBnnEB	SLL (IX+dd)	DDCBnn36	SRL E	CB3Bnn
SET A,7,(IX+nn)	DDCBnnFF	SET E,6,(IX+nn) DDCBnnF3	SLL (IY+dd)	FDCBnn36	SRL E,(IX+d)	DDCBnn3B
SET A,7,(IY+nn)	FDCBnnFF	SET E,6,(IY+nn) FDCBnnF3	SLL A	CB37	SRL E,(IY+d)	FDCBnn3B
SET B,0,(IX+nn)	DDCBnnC0	SET E,7,(IX+nn) DDCBnnFB	SLL A,(IX+d)	DDCBnn37	SRL H	CB3Cnn
SET B,0,(IY+nn)	FDCBnnC0	SET E,7,(IY+nn) FDCBnnFB	SLL A,(IY+d)	FDCBnn37	SRL H,(IX+d)	DDCBnn3C
SET B,1,(IX+nn)	DDCBnnC8	SET H,0,(IX+nn) DDCBnnC4	SLL B	CB30	SRL H,(IY+d)	FDCBnn3C
SET B,1,(IY+nn)	FDCBnnC8	SET H,0,(IY+nn) FDCBnnC4	SLL B,(IX+d)	DDCBnn30	SRL L	CB3Dnn
SET B,2,(IX+nn)	DDCBnnD0	SET H,1,(IX+nn) DDCBnnCC	SLL B,(IY+d)	FDCBnn30	SRL L,(IX+d)	DDCBnn3D
SET B,2,(IY+nn)	FDCBnnD0	SET H,1,(IY+nn) FDCBnnCC	SLL C	CB31	SRL L,(IY+d)	FDCBnn3D
SET B,3,(IX+nn)	DDCBnnD8	SET H,2,(IX+nn) DDCBnnD4	SLL C,(IX+d)	DDCBnn31	SUB A,(HL)	96

Z80 Assembly Language

SUB A,(IX+d)	DD96nn	SUB A,L	95	XOR A,(IY+d)	FDAEnn	XOR A,n	EEnn
SUB A,(IY+d)	FD96nn	SUB A,n	D6nn	XOR A,A	AF	<i>XOR IXh</i>	<i>DDAC</i>
SUB A,A	97	<i>SUB IXh</i>	<i>DD94</i>	XOR A,B	A8	<i>XOR IXI</i>	<i>DDAD</i>
SUB A,B	90	<i>SUB IXI</i>	<i>DD95</i>	XOR A,C	A9	<i>XOR IYh</i>	<i>FDAC</i>
SUB A,C	91	<i>SUB IYh</i>	<i>FD94</i>	XOR A,D	AA	<i>XOR IYI</i>	<i>FDAD</i>
SUB A,D	92	<i>SUB IYI</i>	<i>FD95</i>	XOR A,E	AB		
SUB A,E	93	XOR A,(HL)	AE	XOR A,H	AC		
SUB A,H	94	XOR A,(IX+d)	DDAEnn	XOR A,L	AD		

6.2 - Instruction List by opcode

NOP	00	DEC SP	3B	HALT	76	OR A,D	B2
LD BC, nn	01nnnn	INC A	3C	LD (HL), A	77	OR A,E	B3
LD (BC), A	02	DEC A	3D	LD A, B	78	OR A,H	B4
INC BC	03	LD A, n	3Enn	LD A, C	79	OR A,L	B5
INC B	04	CCF	3F	LD A, D	7A	OR A,(HL)	B6
DEC B	05	CCF	3F	LD A, E	7B	OR A,A	B7
LD B, n	06nn	LD B, B	40	LD A, H	7C	CP B	B8
RLCA	07	LD B, C	41	LD A, L	7D	CP C	B9
EX AF, AF'	08	LD B, D	42	LD A, (HL)	7E	CP D	BA
ADD HL,BC	09	LD B, E	43	LD A, A	7F	CP E	BB
LD A, (BC)	0A	LD B, H	44	ADD A,B	80	CP H	BC
DEC BC	0B	LD B, L	45	ADD A,C	81	CP L	BD
INC C	0C	LD B, (HL)	46	ADD A,D	82	CP (HL)	BE
DEC C	0D	LD B, A	47	ADD A,E	83	CP A	BF
LD C, n	0Enn	LD C, B	48	ADD A,H	84	RET NZ	C0
RRCA	0F	LD C, C	49	ADD A,L	85	POP BC	C1
DJNZ e	10nn	LD C, D	4A	ADD A,(HL)	86	JP NZ,nn	C2nnnn
LD DE, nn	11nnnn	LD C, E	4B	ADD A,A	87	JP nn	C3nnnn
LD (DE), A	12	LD C, H	4C	ADC A,B	88	CALL NZ,nn	C4nnnn
INC DE	13	LD C, L	4D	ADC A,C	89	PUSH BC	C5
INC D	14	LD C, (HL)	4E	ADC A,D	8A	ADD A,n	C6nn
DEC D	15	LD C, A	4F	ADC A,E	8B	RST 0	C7
LD D, n	16nn	LD D, B	50	ADC A,H	8C	RET Z	C8
RLA	17	LD D, C	51	ADC A,L	8D	RET	C9
JR e	18nn	LD D, D	52	ADC A,(HL)	8E	JP Z,nn	CAnnnn
ADD HL,DE	19	LD D, E	53	ADC A,A	8F	RLC B	CB00nn
LD A, (DE)	1A	LD D, H	54	SUB A,B	90	RLC C	CB01nn
DEC DE	1B	LD D, L	55	SUB A,C	91	RLC D	CB02nn
INC E	1C	LD D, (HL)	56	SUB A,D	92	RLC E	CB03nn
DEC E	1D	LD D, A	57	SUB A,E	93	RLC H	CB04nn
LD E, n	1Enn	LD E, B	58	SUB A,H	94	RLC L	CB05nn
RRA	1F	LD E, C	59	SUB A,L	95	RLC (HL)	CB06nn
JR NZ,e	20nn	LD E, D	5A	SUB A,(HL)	96	RLC A	CB07nn
LD HL, nn	21nnnn	LD E, E	5B	SUB A,A	97	RRC B	CB08nn
LD (nn), HL	22nnnn	LD E, H	5C	SBC A,B	98	RRC C	CB09nn
INC HL	23	LD E, L	5D	SBC A,C	99	RRC D	CB0Ann
INC H	24	LD E, (HL)	5E	SBC A,D	9A	RRC E	CB0Bnn
DEC H	25	LD E, A	5F	SBC A,E	9B	RRC H	CB0Cnn
LD H, n	26nn	LD H, B	60	SBC A,H	9C	RRC L	CB0Dnn
DAA	27	LD H, C	61	SBC A,L	9D	RRC (HL)	CB0Enn
JR Z,e	28nn	LD H, D	62	SBC A,(HL)	9E	RRC A	CB0Fnn
ADD HL,HL	29	LD H, E	63	SBC A,A	9F	RL B	CB10nn
LD HL, (nn)	2Annnn	LD H, H	64	AND A,B	A0	RL C	CB11nn
DEC HL	2B	LD H, L	65	AND A,C	A1	RL D	CB12nn
INC L	2C	LD H, (HL)	66	AND A,D	A2	RL E	CB13nn
DEC L	2D	LD H, A	67	AND A,E	A3	RL H	CB14nn
LD L, n	2Enn	LD L, B	68	AND A,H	A4	RL L	CB15nn
CPL	2F	LD L, C	69	AND A,L	A5	RL (HL)	CB16nn
CPL	2F	LD L, D	6A	AND A,(HL)	A6	RL A	CB17nn
JR NC,e	30nn	LD L, E	6B	AND A,A	A7	RR B	CB18nn
LD SP, nn	31nnnn	LD L, H	6C	XOR A,B	A8	RR C	CB19nn
LD (nn), A	32nnnn	LD L, L	6D	XOR A,C	A9	RR D	CB1Ann
INC SP	33	LD L, (HL)	6E	XOR A,D	AA	RR E	CB1Bnn
INC (HL)	34	LD L, A	6F	XOR A,E	AB	RR H	CB1Cnn
DEC (HL)	35	LD (HL), B	70	XOR A,H	AC	RR L	CB1Dnn
LD (HL), n	36nn	LD (HL), C	71	XOR A,L	AD	RR (HL)	CB1Enn
SCF	37	LD (HL), D	72	XOR A,(HL)	AE	RR A	CB1Fnn
JR C,e	38nn	LD (HL), E	73	XOR A,A	AF	SLA B	CB20nn
ADD HL,SP	39	LD (HL), H	74	OR A,B	B0	SLA C	CB21nn
LD A, (nn)	3Annnn	LD (HL), L	75	OR A,C	B1	SLA D	CB22nn

SLA E	CB23nn	BIT 4,C	CB61nn	RES 3,A	CB9Fnn	SET 3,L	CBDDnn
SLA H	CB24nn	BIT 4,D	CB62nn	RES 4,B	CBA0nn	SET 3,(HL)	CBDEnn
SLA L	CB25nn	BIT 4,E	CB63nn	RES 4,C	CBA1nn	SET 3,A	CBDFnn
SLA (HL)	CB26nn	BIT 4,H	CB64nn	RES 4,D	CBA2nn	SET 4,B	CBE0nn
SLA A	CB27nn	BIT 4,L	CB65nn	RES 4,E	CBA3nn	SET 4,C	CBE1nn
SRA B	CB28nn	BIT 4,(HL)	CB66nn	RES 4,H	CBA4nn	SET 4,D	CBE2nn
SRA C	CB29nn	BIT 4,A	CB67nn	RES 4,L	CBA5nn	SET 4,E	CBE3nn
SRA D	CB2Ann	BIT 5,B	CB68nn	RES 4,(HL)	CBA6nn	SET 4,H	CBE4nn
SRA E	CB2Bnn	BIT 5,C	CB69nn	RES 4,A	CBA7nn	SET 4,L	CBE5nn
SRA H	CB2Cnn	BIT 5,D	CB6Ann	RES 5,B	CBA8nn	SET 4,(HL)	CBE6nn
SRA L	CB2Dnn	BIT 5,E	CB6Bnn	RES 5,C	CBA9nn	SET 4,A	CBE7nn
SRA (HL)	CB2Enn	BIT 5,H	CB6Cnn	RES 5,D	CBAAnn	SET 5,B	CBE8nn
SRA A	CB2Fnn	BIT 5,L	CB6Dnn	RES 5,E	CBABnn	SET 5,C	CBE9nn
<i>SLL B</i>	<i>CB30</i>	BIT 5,(HL)	CB6Enn	RES 5,H	CBACnn	SET 5,D	CBEAnn
<i>SLL C</i>	<i>CB31</i>	BIT 5,A	CB6Fnn	RES 5,L	CBADnn	SET 5,E	CBEBnn
<i>SLL D</i>	<i>CB32</i>	BIT 6,B	CB70nn	RES 5,(HL)	CBAEnn	SET 5,H	CBECnn
<i>SLL E</i>	<i>CB33</i>	BIT 6,C	CB71nn	RES 5,A	CBAFnn	SET 5,L	CBEDnn
<i>SLL H</i>	<i>CB34</i>	BIT 6,D	CB72nn	RES 6,B	CBB0nn	SET 5,(HL)	CBEEnn
<i>SLL L</i>	<i>CB35</i>	BIT 6,E	CB73nn	RES 6,C	CBB1nn	SET 5,A	CBEFnn
<i>SLL (HL)</i>	<i>CB36</i>	BIT 6,H	CB74nn	RES 6,D	CBB2nn	SET 6,B	CBF0nn
<i>SLL A</i>	<i>CB37</i>	BIT 6,L	CB75nn	RES 6,E	CBB3nn	SET 6,C	CBF1nn
SRL B	CB38nn	BIT 6,(HL)	CB76nn	RES 6,H	CBB4nn	SET 6,D	CBF2nn
SRL C	CB39nn	BIT 6,A	CB77nn	RES 6,L	CBB5nn	SET 6,E	CBF3nn
SRL D	CB3Ann	BIT 7,B	CB78nn	RES 6,(HL)	CBB6nn	SET 6,H	CBF4nn
SRL E	CB3Bnn	BIT 7,C	CB79nn	RES 6,A	CBB7nn	SET 6,L	CBF5nn
SRL H	CB3Cnn	BIT 7,D	CB7Ann	RES 7,B	CBB8nn	SET 6,(HL)	CBF6nn
SRL L	CB3Dnn	BIT 7,E	CB7Bnn	RES 7,C	CBB9nn	SET 6,A	CBF7nn
SRL (HL)	CB3Enn	BIT 7,H	CB7Cnn	RES 7,D	CBBAnn	SET 7,B	CBF8nn
SRL A	CB3Fnn	BIT 7,L	CB7Dnn	RES 7,E	CBBBnn	SET 7,C	CBF9nn
BIT 0,B	CB40nn	BIT 7,(HL)	CB7Enn	RES 7,H	CBBCnn	SET 7,D	CBFAnn
BIT 0,C	CB41nn	BIT 7,A	CB7Fnn	RES 7,L	CBBDnn	SET 7,E	CBFBnn
BIT 0,D	CB42nn	RES 0,B	CB80nn	RES 7,(HL)	CBBEnn	SET 7,H	CBFCnn
BIT 0,E	CB43nn	RES 0,C	CB81nn	RES 7,A	CBBFnn	SET 7,L	CBFDnn
BIT 0,H	CB44nn	RES 0,D	CB82nn	SET 0,B	CBC0nn	SET 7,(HL)	CBFEnn
BIT 0,L	CB45nn	RES 0,E	CB83nn	SET 0,C	CBC1nn	SET 7,A	CBFFnn
BIT 0,(HL)	CB46nn	RES 0,H	CB84nn	SET 0,D	CBC2nn	CALL Z,nn	CCnnnn
BIT 0,A	CB47nn	RES 0,L	CB85nn	SET 0,E	CBC3nn	CALL nn	CDnnnn
BIT 1,B	CB48nn	RES 0,(HL)	CB86nn	SET 0,H	CBC4nn	ADC A,n	CEnn
BIT 1,C	CB49nn	RES 0,A	CB87nn	SET 0,L	CBC5nn	RST 1	CF
BIT 1,D	CB4Ann	RES 1,B	CB88nn	SET 0,(HL)	CBC6nn	RET NC	D0
BIT 1,E	CB4Bnn	RES 1,C	CB89nn	SET 0,A	CBC7nn	POP DE	D1
BIT 1,H	CB4Cnn	RES 1,D	CB8Ann	SET 1,B	CBC8nn	JP NC,nn	D2nnnn
BIT 1,L	CB4Dnn	RES 1,E	CB8Bnn	SET 1,C	CBC9nn	OUT (n),A	D3nn
BIT 1,(HL)	CB4Enn	RES 1,H	CB8Cnn	SET 1,D	CBCAnn	CALL NC,nn	D4nnnn
BIT 1,A	CB4Fnn	RES 1,L	CB8Dnn	SET 1,E	CBCBnn	PUSH DE	D5
BIT 2,B	CB50nn	RES 1,(HL)	CB8Enn	SET 1,H	CBCcnn	SUB A,n	D6nn
BIT 2,C	CB51nn	RES 1,A	CB8Fnn	SET 1,L	CBCDnn	RST 2	D7
BIT 2,D	CB52nn	RES 2,B	CB90nn	SET 1,(HL)	CBCEnn	RET C	D8
BIT 2,E	CB53nn	RES 2,C	CB91nn	SET 1,A	CBCFnn	EXX	D9
BIT 2,H	CB54nn	RES 2,D	CB92nn	SET 2,B	CBD0nn	JP C,nn	DAnnnn
BIT 2,L	CB55nn	RES 2,E	CB93nn	SET 2,C	CBD1nn	IN A,(n)	DBnn
BIT 2,(HL)	CB56nn	RES 2,H	CB94nn	SET 2,D	CBD2nn	CALL C,nn	DCnnnn
BIT 2,A	CB57nn	RES 2,L	CB95nn	SET 2,E	CBD3nn	ADD IX,BC	DD09nn
BIT 3,B	CB58nn	RES 2,(HL)	CB96nn	SET 2,H	CBD4nn	ADD IX,DE	DD19nn
BIT 3,C	CB59nn	RES 2,A	CB97nn	SET 2,L	CBD5nn	LD IX, nn	DD21nnnn
BIT 3,D	CB5Ann	RES 3,B	CB98nn	SET 2,(HL)	CBD6nn	LD (nn), IX	DD22nnnn
BIT 3,E	CB5Bnn	RES 3,C	CB99nn	SET 2,A	CBD7nn	INC IX	DD23nn
BIT 3,H	CB5Cnn	RES 3,D	CB9Ann	SET 3,B	CBD8nn	<i>INC IXh</i>	<i>DD24</i>
BIT 3,L	CB5Dnn	RES 3,E	CB9Bnn	SET 3,C	CBD9nn	<i>DEC IXh</i>	<i>DD25</i>
BIT 3,(HL)	CB5Enn	RES 3,H	CB9Cnn	SET 3,D	CBDAnn	<i>LD IXh,n</i>	<i>DD26nn</i>
BIT 3,A	CB5Fnn	RES 3,L	CB9Dnn	SET 3,E	CBDBnn	ADD IX,IX	DD29nn
BIT 4,B	CB60nn	RES 3,(HL)	CB9Enn	SET 3,H	CBCDnn	LD IX, (nn)	DD2Annnn

DEC IX	DD2Bnn	XOR IXI	DDAD	SLL (IX+dd)	DDCBnn36	BIT 6,(IX+d)	DDCBnn74
INC IXI	DD2C	XOR A,(IX+d)	DDAEnn	SLL A,(IX+d)	DDCBnn37	BIT 6,(IX+d)	DDCBnn75
DEC IXI	DD2D	OR IXh	DDB4	SRL B,(IX+d)	DDCBnn38	BIT 6,(IX+d)	DDCBnn76
LD IXI,n	DD2Enn	OR IXI	DDB5	SRL C,(IX+d)	DDCBnn39	BIT 6,(IX+d)	DDCBnn77
INC (IX+d)	DD34nn	OR A,(IX+d)	DDB6nn	SRL D,(IX+d)	DDCBnn3A	BIT 7,(IX+d)	DDCBnn78
DEC (IX+d)	DD35nn	CP IXh	DDBC	SRL E,(IX+d)	DDCBnn3B	BIT 7,(IX+d)	DDCBnn79
LD (IX+d), n	DD36nnnn	CP IXI	DDBD	SRL H,(IX+d)	DDCBnn3C	BIT 7,(IX+d)	DDCBnn7A
ADD IX,SP	DD39nn	CP (IX+d)	DDBEnn	SRL L,(IX+d)	DDCBnn3D	BIT 7,(IX+d)	DDCBnn7B
LD B,IXh	DD44	RLC B,(IX+d)	DDCBnn00	SRL (IX+d)	DDCBnn3E	BIT 7,(IX+d)	DDCBnn7C
LD B,IXI	DD45	RLC C,(IX+d)	DDCBnn01	SRL A,(IX+d)	DDCBnn3F	BIT 7,(IX+d)	DDCBnn7D
LD B, (IX+d)	DD46nn	RLC D,(IX+d)	DDCBnn02	BIT 0,(IX+d)	DDCBnn40	BIT 7,(IX+d)	DDCBnn7E
LD C,IXh	DD4C	RLC E,(IX+d)	DDCBnn03	BIT 0,(IX+d)	DDCBnn41	BIT 7,(IX+d)	DDCBnn7F
LD C,IXI	DD4D	RLC H,(IX+d)	DDCBnn04	BIT 0,(IX+d)	DDCBnn42	RES B,0,(IX+nn)	DDCBnn80
LD C, (IX+d)	DD4Enn	RLC L,(IX+d)	DDCBnn05	BIT 0,(IX+d)	DDCBnn43	RES C,0,(IX+nn)	DDCBnn81
LD D,IXh	DD54	RLC (IX+d)	DDCBnn06	BIT 0,(IX+d)	DDCBnn44	RES D,0,(IX+nn)	DDCBnn82
LD D,IXI	DD55	RLC A,(IX+d)	DDCBnn07	BIT 0,(IX+d)	DDCBnn45	RES E,0,(IX+nn)	DDCBnn83
LD D, (IX+d)	DD56nn	RRC B,(IX+d)	DDCBnn08	BIT 0,(IX+d)	DDCBnn46	RES H,0,(IX+nn)	DDCBnn84
LD E,IXh	DD5C	RRC C,(IX+d)	DDCBnn09	BIT 0,(IX+d)	DDCBnn47	RES L,0,(IX+nn)	DDCBnn85
LD E,IXI	DD5D	RRC D,(IX+d)	DDCBnn0A	BIT 1,(IX+d)	DDCBnn48	RES 0,(IX+d)	DDCBnn86
LD E, (IX+d)	DD5Enn	RRC E,(IX+d)	DDCBnn0B	BIT 1,(IX+d)	DDCBnn49	RES A,0,(IX+nn)	DDCBnn87
LD IXh,B	DD60	RRC H,(IX+d)	DDCBnn0C	BIT 1,(IX+d)	DDCBnn4A	RES B,1,(IX+nn)	DDCBnn88
LD IXh,C	DD61	RRC L,(IX+d)	DDCBnn0D	BIT 1,(IX+d)	DDCBnn4B	RES C,1,(IX+nn)	DDCBnn89
LD IXh,D	DD62	RRC (IX+d)	DDCBnn0E	BIT 1,(IX+d)	DDCBnn4C	RES D,1,(IX+nn)	DDCBnn8A
LD IXh,E	DD63	RRC A,(IX+d)	DDCBnn0F	BIT 1,(IX+d)	DDCBnn4D	RES E,1,(IX+nn)	DDCBnn8B
LD IXh,IXh	DD64	RL B,(IX+d)	DDCBnn10	BIT 1,(IX+d)	DDCBnn4E	RES H,1,(IX+nn)	DDCBnn8C
LD IXh,IXI	DD65	RL C,(IX+d)	DDCBnn11	BIT 1,(IX+d)	DDCBnn4F	RES L,1,(IX+nn)	DDCBnn8D
LD H, (IX+d)	DD66nn	RL D,(IX+d)	DDCBnn12	BIT 2,(IX+d)	DDCBnn50	RES 1,(IX+d)	DDCBnn8E
LD IXh,A	DD67	RL E,(IX+d)	DDCBnn13	BIT 2,(IX+d)	DDCBnn51	RES A,1,(IX+nn)	DDCBnn8F
LD IXI,B	DD68	RL H,(IX+d)	DDCBnn14	BIT 2,(IX+d)	DDCBnn52	RES B,2,(IX+nn)	DDCBnn90
LD IXI,C	DD69	RL L,(IX+d)	DDCBnn15	BIT 2,(IX+d)	DDCBnn53	RES C,2,(IX+nn)	DDCBnn91
LD IXI,D	DD6A	RL (IX+d)	DDCBnn16	BIT 2,(IX+d)	DDCBnn54	RES D,2,(IX+nn)	DDCBnn92
LD IXI,E	DD6B	RL A,(IX+d)	DDCBnn17	BIT 2,(IX+d)	DDCBnn55	RES E,2,(IX+nn)	DDCBnn93
LD IXI,IXh	DD6C	RR B,(IX+d)	DDCBnn18	BIT 2,(IX+d)	DDCBnn56	RES H,2,(IX+nn)	DDCBnn94
LD IXI,IXI	DD6D	RR C,(IX+d)	DDCBnn19	BIT 2,(IX+d)	DDCBnn57	RES L,2,(IX+nn)	DDCBnn95
LD L, (IX+d)	DD6Enn	RR D,(IX+d)	DDCBnn1A	BIT 3,(IX+d)	DDCBnn58	RES 2,(IX+d)	DDCBnn96
LD IXI,A	DD6F	RR E,(IX+d)	DDCBnn1B	BIT 3,(IX+d)	DDCBnn59	RES A,2,(IX+nn)	DDCBnn97
LD (IX+d), B	DD70nn	RR H,(IX+d)	DDCBnn1C	BIT 3,(IX+d)	DDCBnn5A	RES B,3,(IX+nn)	DDCBnn98
LD (IX+d), C	DD71nn	RR L,(IX+d)	DDCBnn1D	BIT 3,(IX+d)	DDCBnn5B	RES C,3,(IX+nn)	DDCBnn99
LD (IX+d), D	DD72nn	RR (IX+d)	DDCBnn1E	BIT 3,(IX+d)	DDCBnn5C	RES D,3,(IX+nn)	DDCBnn9A
LD (IX+d), E	DD73nn	RR A,(IX+d)	DDCBnn1F	BIT 3,(IX+d)	DDCBnn5D	RES E,3,(IX+nn)	DDCBnn9B
LD (IX+d), H	DD74nn	SLA B,(IX+d)	DDCBnn20	BIT 3,(IX+d)	DDCBnn5E	RES H,3,(IX+nn)	DDCBnn9C
LD (IX+d), L	DD75nn	SLA C,(IX+d)	DDCBnn21	BIT 3,(IX+d)	DDCBnn5F	RES L,3,(IX+nn)	DDCBnn9D
LD (IX+d), A	DD77nn	SLA D,(IX+d)	DDCBnn22	BIT 4,(IX+d)	DDCBnn60	RES 3,(IX+d)	DDCBnn9E
LD A,IXh	DD7C	SLA E,(IX+d)	DDCBnn23	BIT 4,(IX+d)	DDCBnn61	RES A,3,(IX+nn)	DDCBnn9F
LD A,IXI	DD7D	SLA H,(IX+d)	DDCBnn24	BIT 4,(IX+d)	DDCBnn62	RES B,4,(IX+nn)	DDCBnnA0
LD A, (IX+d)	DD7Enn	SLA L,(IX+d)	DDCBnn25	BIT 4,(IX+d)	DDCBnn63	RES C,4,(IX+nn)	DDCBnnA1
ADD A,IXh	DD84	SLA (IX+d)	DDCBnn26	BIT 4,(IX+d)	DDCBnn64	RES D,4,(IX+nn)	DDCBnnA2
ADD A,IXI	DD85	SLA A,(IX+d)	DDCBnn27	BIT 4,(IX+d)	DDCBnn65	RES E,4,(IX+nn)	DDCBnnA3
ADD A,(IX+d)	DD86nn	SRA B,(IX+d)	DDCBnn28	BIT 4,(IX+d)	DDCBnn66	RES H,4,(IX+nn)	DDCBnnA4
ADC A,IXh	DD8C	SRA C,(IX+d)	DDCBnn29	BIT 4,(IX+d)	DDCBnn67	RES L,4,(IX+nn)	DDCBnnA5
ADC A,IXI	DD8D	SRA D,(IX+d)	DDCBnn2A	BIT 5,(IX+d)	DDCBnn68	RES 4,(IX+d)	DDCBnnA6
ADC A,(IX+d)	DD8Enn	SRA E,(IX+d)	DDCBnn2B	BIT 5,(IX+d)	DDCBnn69	RES A,4,(IX+nn)	DDCBnnA7
SUB IXh	DD94	SRA H,(IX+d)	DDCBnn2C	BIT 5,(IX+d)	DDCBnn6A	RES B,5,(IX+nn)	DDCBnnA8
SUB IXI	DD95	SRA L,(IX+d)	DDCBnn2D	BIT 5,(IX+d)	DDCBnn6B	RES C,5,(IX+nn)	DDCBnnA9
SUB A,(IX+d)	DD96nn	SRA (IX+d)	DDCBnn2E	BIT 5,(IX+d)	DDCBnn6C	RES D,5,(IX+nn)	DDCBnnAA
SBC A,IXh	DD9C	SRA A,(IX+d)	DDCBnn2F	BIT 5,(IX+d)	DDCBnn6D	RES E,5,(IX+nn)	DDCBnnAB
SBC A,IXI	DD9D	SLL B,(IX+d)	DDCBnn30	BIT 5,(IX+d)	DDCBnn6E	RES H,5,(IX+nn)	DDCBnnAC
SBC A,(IX+d)	DD9Enn	SLL C,(IX+d)	DDCBnn31	BIT 5,(IX+d)	DDCBnn6F	RES L,5,(IX+nn)	DDCBnnAD
AND IXh	DDA4	SLL D,(IX+d)	DDCBnn32	BIT 6,(IX+d)	DDCBnn70	RES 5,(IX+d)	DDCBnnAE
AND IXI	DDA5	SLL E,(IX+d)	DDCBnn33	BIT 6,(IX+d)	DDCBnn71	RES A,5,(IX+nn)	DDCBnnAF
AND A,(IX+d)	DDA6nn	SLL H,(IX+d)	DDCBnn34	BIT 6,(IX+d)	DDCBnn72	RES B,6,(IX+nn)	DDCBnnB0
XOR IXh	DDAC	SLL L,(IX+d)	DDCBnn35	BIT 6,(IX+d)	DDCBnn73	RES C,6,(IX+nn)	DDCBnnB1

<i>RES D,6,(IX+nn) DDCBnnB2</i>	<i>SET B,6,(IX+nn) DDCBnnF0</i>	LD A, R	ED5Fnn	<i>DEC IYI</i>	<i>FD2D</i>	
<i>RES E,6,(IX+nn) DDCBnnB3</i>	<i>SET C,6,(IX+nn) DDCBnnF1</i>	IN H,(C)	ED60nn	<i>LD IYI,n</i>	<i>FD2Enn</i>	
<i>RES H,6,(IX+nn) DDCBnnB4</i>	<i>SET D,6,(IX+nn) DDCBnnF2</i>	OUT (C),H	ED61nn	INC (IY+d)	FD34nn	
<i>RES L,6,(IX+nn) DDCBnnB5</i>	<i>SET E,6,(IX+nn) DDCBnnF3</i>	SBC HL,HL	ED62nn	DEC (IY+d)	FD35nn	
RES 6,(IX+d) DDCBnnB6	<i>SET H,6,(IX+nn) DDCBnnF4</i>	LD (nn), HL	ED63nnnn	LD (IY+d), n	FD36nnnn	
<i>RES A,6,(IX+nn) DDCBnnB7</i>	<i>SET L,6,(IX+nn) DDCBnnF5</i>	RRD (HL)	ED67nn	ADD IY,SP	FD39nn	
<i>RES B,7,(IX+nn) DDCBnnB8</i>	SET 6,(IX+d) DDCBnnF6	IN L,(C)	ED68nn	<i>LD B,IYh</i>	<i>FD44</i>	
<i>RES C,7,(IX+nn) DDCBnnB9</i>	<i>SET A,6,(IX+nn) DDCBnnF7</i>	OUT (C),L	ED69nn	<i>LD B,IYI</i>	<i>FD45</i>	
<i>RES D,7,(IX+nn) DDCBnnBA</i>	<i>SET B,7,(IX+nn) DDCBnnF8</i>	ADC HL,HL	ED6Ann	LD B, (IY+d)	FD46nn	
<i>RES E,7,(IX+nn) DDCBnnBB</i>	<i>SET C,7,(IX+nn) DDCBnnF9</i>	LD HL, (nn)	ED6Bnnnn	<i>LD C,IYh</i>	<i>FD4C</i>	
<i>RES H,7,(IX+nn) DDCBnnBC</i>	<i>SET D,7,(IX+nn) DDCBnnFA</i>	RLD (HL)	ED6Fnn	<i>LD C,IYI</i>	<i>FD4D</i>	
<i>RES L,7,(IX+nn) DDCBnnBD</i>	<i>SET E,7,(IX+nn) DDCBnnFB</i>	<i>IN F,(C)</i>	<i>ED70nn</i>	LD C, (IY+d)	FD4Enn	
RES 7,(IX+d) DDCBnnBE	<i>SET H,7,(IX+nn) DDCBnnFC</i>	<i>OUT (C),F</i>	<i>ED71nn</i>	<i>LD D,IYh</i>	<i>FD54</i>	
<i>RES A,7,(IX+nn) DDCBnnBF</i>	<i>SET L,7,(IX+nn) DDCBnnFD</i>	SBC HL,SP	ED72nn	<i>LD D,IYI</i>	<i>FD55</i>	
<i>SET B,0,(IX+nn) DDCBnnC0</i>	SET 7,(IX+d) DDCBnnFE	LD (nn), SP	ED73nnnn	LD D, (IY+d)	FD56nn	
<i>SET C,0,(IX+nn) DDCBnnC1</i>	<i>SET A,7,(IX+nn) DDCBnnFF</i>	OUT (C),A	ED79nn	<i>LD E,IYh</i>	<i>FD5C</i>	
<i>SET D,0,(IX+nn) DDCBnnC2</i>	POP IX	DDE1nn	ADC HL,SP	<i>LD E,IYI</i>	<i>FD5D</i>	
<i>SET E,0,(IX+nn) DDCBnnC3</i>	EX (SP), IX	DDE3nn	IN A,(C)	LD E, (IY+d)	FD5Enn	
<i>SET H,0,(IX+nn) DDCBnnC4</i>	PUSH IX	DDE5nn	LD SP, (nn)	<i>LD IYh,B</i>	<i>FD60</i>	
<i>SET L,0,(IX+nn) DDCBnnC5</i>	JP (IX)	DDE9nn	LDI	<i>LD IYh,C</i>	<i>FD61</i>	
SET 0,(IX+d) DDCBnnC6	LD SP, IX	DDF9nn	CPI	<i>LD IYh,D</i>	<i>FD62</i>	
<i>SET A,0,(IX+nn) DDCBnnC7</i>	SBC A,n	DEnn	INI	<i>LD IYh,E</i>	<i>FD63</i>	
<i>SET B,1,(IX+nn) DDCBnnC8</i>	RST 3	DF	OUTI	<i>LD IYh,IHh</i>	<i>FD64</i>	
<i>SET C,1,(IX+nn) DDCBnnC9</i>	RET PO	E0	LDD	<i>LD IYh,IHI</i>	<i>FD65</i>	
<i>SET D,1,(IX+nn) DDCBnnCA</i>	POP HL	E1	CPD	LD H, (IY+d)	FD66nn	
<i>SET E,1,(IX+nn) DDCBnnCB</i>	JP PO,nn	E2nnnn	IND	<i>LD IYh,A</i>	<i>FD67</i>	
<i>SET H,1,(IX+nn) DDCBnnCC</i>	EX (SP), HL	E3	OUTD	<i>LD IYI,B</i>	<i>FD68</i>	
<i>SET L,1,(IX+nn) DDCBnnCD</i>	CALL PO,nn	E4nnnn	LDIR	<i>LD IYI,C</i>	<i>FD69</i>	
SET 1,(IX+d) DDCBnnCE	PUSH HL	E5	CPIR	<i>LD IYI,D</i>	<i>FD6A</i>	
<i>SET A,1,(IX+nn) DDCBnnCF</i>	AND A,n	E6nn	INIR	<i>LD IYI,E</i>	<i>FD6B</i>	
<i>SET B,2,(IX+nn) DDCBnnD0</i>	RST 4	E7	OUTIR	<i>LD IYI,IHh</i>	<i>FD6C</i>	
<i>SET C,2,(IX+nn) DDCBnnD1</i>	RET PE	E8	LDDR	<i>LD IYI,IHI</i>	<i>FD6D</i>	
<i>SET D,2,(IX+nn) DDCBnnD2</i>	JP (HL)	E9	CPDR	LD L, (IY+d)	FD6Enn	
<i>SET E,2,(IX+nn) DDCBnnD3</i>	JP PE,nn	EAnnnn	INDR	<i>LD IYI,A</i>	<i>FD6F</i>	
<i>SET H,2,(IX+nn) DDCBnnD4</i>	EX DE, HL	EB	OUTDR	LD (IY+d), B	FD70nn	
<i>SET L,2,(IX+nn) DDCBnnD5</i>	CALL PE,nn	ECnnnn	XOR A,n	LD (IY+d), C	FD71nn	
SET 2,(IX+d) DDCBnnD6	IN B,(C)	ED40nn	RST 5	EF	LD (IY+d), D	FD72nn
<i>SET A,2,(IX+nn) DDCBnnD7</i>	OUT (C),B	ED41nn	RET P	F0	LD (IY+d), E	FD73nn
<i>SET B,3,(IX+nn) DDCBnnD8</i>	SBC HL,BC	ED42nn	POP AF	F1	LD (IY+d), H	FD74nn
<i>SET C,3,(IX+nn) DDCBnnD9</i>	LD (nn), BC	ED43nnnn	JP P,nn	F2nnnn	LD (IY+d), L	FD75nn
<i>SET D,3,(IX+nn) DDCBnnDA</i>	NEG	ED44nn	DI	F3	LD (IY+d), A	FD77nn
<i>SET E,3,(IX+nn) DDCBnnDB</i>	NEG	ED44nn	CALL P,nn	F4nnnn	<i>LD A,IYh</i>	<i>FD7C</i>
<i>SET H,3,(IX+nn) DDCBnnDC</i>	RETN	ED45nn	PUSH AF	F5	<i>LD A,IYI</i>	<i>FD7D</i>
<i>SET L,3,(IX+nn) DDCBnnDD</i>	IM0	ED46nn	OR A,n	F6nn	LD A, (IY+d)	FD7Enn
SET 3,(IX+d) DDCBnnDE	LD I, A	ED47nn	RST 6	F7	<i>ADD A,IYh</i>	<i>FD84</i>
<i>SET A,3,(IX+nn) DDCBnnDF</i>	IN C,(C)	ED48nn	RET N	F8	<i>ADD A,IYI</i>	<i>FD85</i>
<i>SET B,4,(IX+nn) DDCBnnE0</i>	OUT (C),C	ED49nn	LD SP, HL	F9	ADD A,(IY+d)	FD86nn
<i>SET C,4,(IX+nn) DDCBnnE1</i>	ADC HL,BC	ED4Ann	JP N,nn	FAnnnn	<i>ADC A,IYh</i>	<i>FD8C</i>
<i>SET D,4,(IX+nn) DDCBnnE2</i>	LD BC, (nn)	ED4Bnnnn	EI	FB	<i>ADC A,IYI</i>	<i>FD8D</i>
<i>SET E,4,(IX+nn) DDCBnnE3</i>	RETI	ED4Dnn	CALL N,nn	FCnnnn	ADC A,(IY+d)	FD8Enn
<i>SET H,4,(IX+nn) DDCBnnE4</i>	LD R, A	ED4Fnn	ADD IY,BC	FD09nn	<i>SUB IYh</i>	<i>FD94</i>
<i>SET L,4,(IX+nn) DDCBnnE5</i>	IN D,(C)	ED50nn	ADD IY,DE	FD19nn	<i>SUB IYI</i>	<i>FD95</i>
SET 4,(IX+d) DDCBnnE6	OUT (C),D	ED51nn	LD IY, nn	FD21nnnn	SUB A,(IY+d)	FD96nn
<i>SET A,4,(IX+nn) DDCBnnE7</i>	SBC HL,DE	ED52nn	LD (nn), IY	FD22nnnn	<i>SBC A,IYh</i>	<i>FD9C</i>
<i>SET B,5,(IX+nn) DDCBnnE8</i>	LD (nn), DE	ED53nnnn	INC IY	FD23nn	<i>SBC A,IYI</i>	<i>FD9D</i>
<i>SET C,5,(IX+nn) DDCBnnE9</i>	IM1	ED56nn	<i>INC IYh</i>	<i>FD24</i>	SBC A,(IY+d)	FD9Enn
<i>SET D,5,(IX+nn) DDCBnnEA</i>	LD A, I	ED57nn	<i>DEC IYh</i>	<i>FD25</i>	<i>AND IYh</i>	<i>FDA4</i>
<i>SET E,5,(IX+nn) DDCBnnEB</i>	IN E,(C)	ED58nn	<i>LD IYh,n</i>	<i>FD26nn</i>	<i>AND IYI</i>	<i>FDA5</i>
<i>SET H,5,(IX+nn) DDCBnnEC</i>	OUT (C),E	ED59nn	ADD IY,IY	FD29nn	AND A,(IY+d)	FDA6nn
<i>SET L,5,(IX+nn) DDCBnnED</i>	ADC HL,DE	ED5Ann	LD IY, (nn)	FD2Annnn	<i>XOR IYh</i>	<i>FDAC</i>
SET 5,(IX+d) DDCBnnEE	LD DE, (nn)	ED5Bnnnn	DEC IY	FD2Bnn	<i>XOR IYI</i>	<i>FDAD</i>
<i>SET A,5,(IX+nn) DDCBnnEF</i>	IM2	ED5Enn	<i>INC IYI</i>	<i>FD2C</i>	XOR A,(IY+d)	FDAEnn

OR IYh	FDB4	SRL B,(IY+d)	FDCBnn38	BIT 6,(IY+d)	FDCBnn76	RES H,6,(IY+nn)	FDCBnnB4
OR IYl	FDB5	SRL C,(IY+d)	FDCBnn39	BIT 6,(IY+d)	FDCBnn77	RES L,6,(IY+nn)	FDCBnnB5
OR A,(IY+d)	FDB6nn	SRL D,(IY+d)	FDCBnn3A	BIT 7,(IY+d)	FDCBnn78	RES 6,(IY+d)	FDCBnnB6
CP IYh	FDBC	SRL E,(IY+d)	FDCBnn3B	BIT 7,(IY+d)	FDCBnn79	RES A,6,(IY+nn)	FDCBnnB7
CP IYl	FDBD	SRL H,(IY+d)	FDCBnn3C	BIT 7,(IY+d)	FDCBnn7A	RES B,7,(IY+nn)	FDCBnnB8
CP (IY+d)	FDBEnn	SRL L,(IY+d)	FDCBnn3D	BIT 7,(IY+d)	FDCBnn7B	RES C,7,(IY+nn)	FDCBnnB9
RLC B,(IY+d)	FDCBnn00	SRL (IY+d)	FDCBnn3E	BIT 7,(IY+d)	FDCBnn7C	RES D,7,(IY+nn)	FDCBnnBA
RLC C,(IY+d)	FDCBnn01	SRL A,(IY+d)	FDCBnn3F	BIT 7,(IY+d)	FDCBnn7D	RES E,7,(IY+nn)	FDCBnnBB
RLC D,(IY+d)	FDCBnn02	BIT 0,(IY+d)	FDCBnn40	BIT 7,(IY+d)	FDCBnn7E	RES H,7,(IY+nn)	FDCBnnBC
RLC E,(IY+d)	FDCBnn03	BIT 0,(IY+d)	FDCBnn41	BIT 7,(IY+d)	FDCBnn7F	RES L,7,(IY+nn)	FDCBnnBD
RLC H,(IY+d)	FDCBnn04	BIT 0,(IY+d)	FDCBnn42	RES B,0,(IY+nn)	FDCBnn80	RES 7,(IY+d)	FDCBnnBE
RLC L,(IY+d)	FDCBnn05	BIT 0,(IY+d)	FDCBnn43	RES C,0,(IY+nn)	FDCBnn81	RES A,7,(IY+nn)	FDCBnnBF
RLC (IY+d)	FDCBnn06	BIT 0,(IY+d)	FDCBnn44	RES D,0,(IY+nn)	FDCBnn82	SET B,0,(IY+nn)	FDCBnnC0
RLC A,(IY+d)	FDCBnn07	BIT 0,(IY+d)	FDCBnn45	RES E,0,(IY+nn)	FDCBnn83	SET C,0,(IY+nn)	FDCBnnC1
RRC B,(IY+d)	FDCBnn08	BIT 0,(IY+d)	FDCBnn46	RES H,0,(IY+nn)	FDCBnn84	SET D,0,(IY+nn)	FDCBnnC2
RRC C,(IY+d)	FDCBnn09	BIT 0,(IY+d)	FDCBnn47	RES L,0,(IY+nn)	FDCBnn85	SET E,0,(IY+nn)	FDCBnnC3
RRC D,(IY+d)	FDCBnn0A	BIT 1,(IY+d)	FDCBnn48	RES 0,(IY+d)	FDCBnn86	SET H,0,(IY+nn)	FDCBnnC4
RRC E,(IY+d)	FDCBnn0B	BIT 1,(IY+d)	FDCBnn49	RES A,0,(IY+nn)	FDCBnn87	SET L,0,(IY+nn)	FDCBnnC5
RRC H,(IY+d)	FDCBnn0C	BIT 1,(IY+d)	FDCBnn4A	RES B,1,(IY+nn)	FDCBnn88	SET 0,(IY+d)	FDCBnnC6
RRC L,(IY+d)	FDCBnn0D	BIT 1,(IY+d)	FDCBnn4B	RES C,1,(IY+nn)	FDCBnn89	SET A,0,(IY+nn)	FDCBnnC7
RRC (IY+d)	FDCBnn0E	BIT 1,(IY+d)	FDCBnn4C	RES D,1,(IY+nn)	FDCBnn8A	SET B,1,(IY+nn)	FDCBnnC8
RRC A,(IY+d)	FDCBnn0F	BIT 1,(IY+d)	FDCBnn4D	RES E,1,(IY+nn)	FDCBnn8B	SET C,1,(IY+nn)	FDCBnnC9
RL B,(IY+d)	FDCBnn10	BIT 1,(IY+d)	FDCBnn4E	RES H,1,(IY+nn)	FDCBnn8C	SET D,1,(IY+nn)	FDCBnnCA
RL C,(IY+d)	FDCBnn11	BIT 1,(IY+d)	FDCBnn4F	RES L,1,(IY+nn)	FDCBnn8D	SET E,1,(IY+nn)	FDCBnnCB
RL D,(IY+d)	FDCBnn12	BIT 2,(IY+d)	FDCBnn50	RES 1,(IY+d)	FDCBnn8E	SET H,1,(IY+nn)	FDCBnnCC
RL E,(IY+d)	FDCBnn13	BIT 2,(IY+d)	FDCBnn51	RES A,1,(IY+nn)	FDCBnn8F	SET L,1,(IY+nn)	FDCBnnCD
RL H,(IY+d)	FDCBnn14	BIT 2,(IY+d)	FDCBnn52	RES B,2,(IY+nn)	FDCBnn90	SET 1,(IY+d)	FDCBnnCE
RL L,(IY+d)	FDCBnn15	BIT 2,(IY+d)	FDCBnn53	RES C,2,(IY+nn)	FDCBnn91	SET A,1,(IY+nn)	FDCBnnCF
RL (IY+d)	FDCBnn16	BIT 2,(IY+d)	FDCBnn54	RES D,2,(IY+nn)	FDCBnn92	SET B,2,(IY+nn)	FDCBnnD0
RL A,(IY+d)	FDCBnn17	BIT 2,(IY+d)	FDCBnn55	RES E,2,(IY+nn)	FDCBnn93	SET C,2,(IY+nn)	FDCBnnD1
RR B,(IY+d)	FDCBnn18	BIT 2,(IY+d)	FDCBnn56	RES H,2,(IY+nn)	FDCBnn94	SET D,2,(IY+nn)	FDCBnnD2
RR C,(IY+d)	FDCBnn19	BIT 2,(IY+d)	FDCBnn57	RES L,2,(IY+nn)	FDCBnn95	SET E,2,(IY+nn)	FDCBnnD3
RR D,(IY+d)	FDCBnn1A	BIT 3,(IY+d)	FDCBnn58	RES 2,(IY+d)	FDCBnn96	SET H,2,(IY+nn)	FDCBnnD4
RR E,(IY+d)	FDCBnn1B	BIT 3,(IY+d)	FDCBnn59	RES A,2,(IY+nn)	FDCBnn97	SET L,2,(IY+nn)	FDCBnnD5
RR H,(IY+d)	FDCBnn1C	BIT 3,(IY+d)	FDCBnn5A	RES B,3,(IY+nn)	FDCBnn98	SET 2,(IY+d)	FDCBnnD6
RR L,(IY+d)	FDCBnn1D	BIT 3,(IY+d)	FDCBnn5B	RES C,3,(IY+nn)	FDCBnn99	SET A,2,(IY+nn)	FDCBnnD7
RR (IY+d)	FDCBnn1E	BIT 3,(IY+d)	FDCBnn5C	RES D,3,(IY+nn)	FDCBnn9A	SET B,3,(IY+nn)	FDCBnnD8
RR A,(IY+d)	FDCBnn1F	BIT 3,(IY+d)	FDCBnn5D	RES E,3,(IY+nn)	FDCBnn9B	SET C,3,(IY+nn)	FDCBnnD9
SLA B,(IY+d)	FDCBnn20	BIT 3,(IY+d)	FDCBnn5E	RES H,3,(IY+nn)	FDCBnn9C	SET D,3,(IY+nn)	FDCBnnDA
SLA C,(IY+d)	FDCBnn21	BIT 3,(IY+d)	FDCBnn5F	RES L,3,(IY+nn)	FDCBnn9D	SET E,3,(IY+nn)	FDCBnnDB
SLA D,(IY+d)	FDCBnn22	BIT 4,(IY+d)	FDCBnn60	RES 3,(IY+d)	FDCBnn9E	SET H,3,(IY+nn)	FDCBnnDC
SLA E,(IY+d)	FDCBnn23	BIT 4,(IY+d)	FDCBnn61	RES A,3,(IY+nn)	FDCBnn9F	SET L,3,(IY+nn)	FDCBnnDD
SLA H,(IY+d)	FDCBnn24	BIT 4,(IY+d)	FDCBnn62	RES B,4,(IY+nn)	FDCBnnA0	SET 3,(IY+d)	FDCBnnDE
SLA L,(IY+d)	FDCBnn25	BIT 4,(IY+d)	FDCBnn63	RES C,4,(IY+nn)	FDCBnnA1	SET A,3,(IY+nn)	FDCBnnDF
SLA (IY+d)	FDCBnn26	BIT 4,(IY+d)	FDCBnn64	RES D,4,(IY+nn)	FDCBnnA2	SET B,4,(IY+nn)	FDCBnnE0
SLA A,(IY+d)	FDCBnn27	BIT 4,(IY+d)	FDCBnn65	RES E,4,(IY+nn)	FDCBnnA3	SET C,4,(IY+nn)	FDCBnnE1
SRA B,(IY+d)	FDCBnn28	BIT 4,(IY+d)	FDCBnn66	RES H,4,(IY+nn)	FDCBnnA4	SET D,4,(IY+nn)	FDCBnnE2
SRA C,(IY+d)	FDCBnn29	BIT 4,(IY+d)	FDCBnn67	RES L,4,(IY+nn)	FDCBnnA5	SET E,4,(IY+nn)	FDCBnnE3
SRA D,(IY+d)	FDCBnn2A	BIT 5,(IY+d)	FDCBnn68	RES 4,(IY+d)	FDCBnnA6	SET H,4,(IY+nn)	FDCBnnE4
SRA E,(IY+d)	FDCBnn2B	BIT 5,(IY+d)	FDCBnn69	RES A,4,(IY+nn)	FDCBnnA7	SET L,4,(IY+nn)	FDCBnnE5
SRA H,(IY+d)	FDCBnn2C	BIT 5,(IY+d)	FDCBnn6A	RES B,5,(IY+nn)	FDCBnnA8	SET 4,(IY+d)	FDCBnnE6
SRA L,(IY+d)	FDCBnn2D	BIT 5,(IY+d)	FDCBnn6B	RES C,5,(IY+nn)	FDCBnnA9	SET A,4,(IY+nn)	FDCBnnE7
SRA (IY+d)	FDCBnn2E	BIT 5,(IY+d)	FDCBnn6C	RES D,5,(IY+nn)	FDCBnnAA	SET B,5,(IY+nn)	FDCBnnE8
SRA A,(IY+d)	FDCBnn2F	BIT 5,(IY+d)	FDCBnn6D	RES E,5,(IY+nn)	FDCBnnAB	SET C,5,(IY+nn)	FDCBnnE9
SLL B,(IY+d)	FDCBnn30	BIT 5,(IY+d)	FDCBnn6E	RES H,5,(IY+nn)	FDCBnnAC	SET D,5,(IY+nn)	FDCBnnEA
SLL C,(IY+d)	FDCBnn31	BIT 5,(IY+d)	FDCBnn6F	RES L,5,(IY+nn)	FDCBnnAD	SET E,5,(IY+nn)	FDCBnnEB
SLL D,(IY+d)	FDCBnn32	BIT 6,(IY+d)	FDCBnn70	RES 5,(IY+d)	FDCBnnAE	SET H,5,(IY+nn)	FDCBnnEC
SLL E,(IY+d)	FDCBnn33	BIT 6,(IY+d)	FDCBnn71	RES A,5,(IY+nn)	FDCBnnAF	SET L,5,(IY+nn)	FDCBnnED
SLL H,(IY+d)	FDCBnn34	BIT 6,(IY+d)	FDCBnn72	RES B,6,(IY+nn)	FDCBnnB0	SET 5,(IY+d)	FDCBnnEE
SLL L,(IY+d)	FDCBnn35	BIT 6,(IY+d)	FDCBnn73	RES C,6,(IY+nn)	FDCBnnB1	SET A,5,(IY+nn)	FDCBnnEF
SLL (IY+dd)	FDCBnn36	BIT 6,(IY+d)	FDCBnn74	RES D,6,(IY+nn)	FDCBnnB2	SET B,6,(IY+nn)	FDCBnnF0
SLL A,(IY+d)	FDCBnn37	BIT 6,(IY+d)	FDCBnn75	RES E,6,(IY+nn)	FDCBnnB3	SET C,6,(IY+nn)	FDCBnnF1

Z80 Assembly Language

SET D,6,(IY+nn) FDCBnnF2
SET E,6,(IY+nn) FDCBnnF3
SET H,6,(IY+nn) FDCBnnF4
SET L,6,(IY+nn) FDCBnnF5
SET 6,(IY+d) FDCBnnF6
SET A,6,(IY+nn) FDCBnnF7

SET B,7,(IY+nn) FDCBnnF8
SET C,7,(IY+nn) FDCBnnF9
SET D,7,(IY+nn) FDCBnnFA
SET E,7,(IY+nn) FDCBnnFB
SET H,7,(IY+nn) FDCBnnFC
SET L,7,(IY+nn) FDCBnnFD

SET 7,(IY+d) FDCBnnFE
SET A,7,(IY+nn) FDCBnnFF
POP IY FDE1nn
EX (SP), IY FDE3nn
PUSH IY FDE5nn
JP (IY) FDE9nn

LD SP, IY FDF9nn
CP n FEnn
RST 7 FF

6.3 - Opcode Matrix

Instructions shown in an Opcode Matrix

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP 00	LD BC, nn 01nnnn	LD (BC), A 02	INC BC 03	INC B 04	DEC B 05	LD B, n 06nn	RLCA 07	EX AF, AF 08	ADD HL, BC 09	LD A, (BC) 0A	DEC BC 0B	INC C 0C	DEC C 0D	LD C, n 0Enn	RRCA 0F
1	DJNZ e 10nn	LD DE, nn 11nnnn	LD (DE), A 12	INC DE 13	INC D 14	DEC D 15	LD D, n 16nn	RLA 17	JR e 18nn	ADD HL, DE 19	LD A, (DE) 1A	DEC DE 1B	INC E 1C	DEC E 1D	LD E, n 1Enn	RRA 1F
2	JR NZ, e 20nn	LD HL, nn 21nnnn	LD (nn), HL 22nnnn	INC HL 23	INC H 24	DEC H 25	LD H, n 26nn	DAA 27	JR Z, e 28nn	ADD HL, HL 29	LD HL, (nn) 2Annn	DEC HL 2B	INC L 2C	DEC L 2D	LD L, n 2Enn	CPH 2F
3	JR NC, e 30nn	LD SP, nn 31nnnn	LD (nn), A 32nnnn	INC SP 33	INC (HL) 34	DEC (HL) 35	LD (HL), n 36nn	SCF 37	JR C, e 38nn	ADD HL, SP 39	LD A, (nn) 3Annn	DEC SP 3B	INCA 3C	DECA 3D	LD A, n 3Enn	CCF 3F
4	LD B, B 40	LD B, C 41	LD B, D 42	LD B, E 43	LD B, H 44	LD B, L 45	LD B, (HL) 46	LD B, A 47	LD C, B 48	LD C, C 49	LD C, D 4A	LD C, E 4B	LD C, H 4C	LD C, L 4D	LD C, (HL) 4E	LD C, A 4F
5	LD D, B 50	LD D, C 51	LD D, D 52	LD D, E 53	LD D, H 54	LD D, L 55	LD D, (HL) 56	LD D, A 57	LD E, B 58	LD E, C 59	LD E, D 5A	LD E, E 5B	LD E, H 5C	LD E, L 5D	LD E, (HL) 5E	LD E, A 5F
6	LD H, B 60	LD H, C 61	LD H, D 62	LD H, E 63	LD H, H 64	LD H, L 65	LD H, (HL) 66	LD H, A 67	LD L, B 68	LD L, C 69	LD L, D 6A	LD L, E 6B	LD L, H 6C	LD L, L 6D	LD L, (HL) 6E	LD L, A 6F
7	LD (HL), B 70	LD (HL), C 71	LD (HL), D 72	LD (HL), E 73	LD (HL), H 74	LD (HL), L 75	HALT 76	LD (HL), A 77	LD A, B 78	LD A, C 79	LD A, D 7A	LD A, E 7B	LD A, H 7C	LD A, L 7D	LD A, (HL) 7E	LD A, A 7F
8	ADD A, B 80	ADD A, C 81	ADD A, D 82	ADD A, E 83	ADD A, H 84	ADD A, L 85	ADD A, (HL) 86	ADD A, A 87	ADC A, B 88	ADC A, C 89	ADC A, D 8A	ADC A, E 8B	ADC A, H 8C	ADC A, L 8D	ADC A, (HL) 8E	ADC A, A 8F
9	SUB A, B 90	SUB A, C 91	SUB A, D 92	SUB A, E 93	SUB A, H 94	SUB A, L 95	SUB A, (HL) 96	SUB A, A 97	SBC A, B 98	SBC A, C 99	SBC A, D 9A	SBC A, E 9B	SBC A, H 9C	SBC A, L 9D	SBC A, (HL) 9E	SBC A, A 9F
A	AND A, B A0	AND A, C A1	AND A, D A2	AND A, E A3	AND A, H A4	AND A, L A5	AND A, (HL) A6	AND A, A A7	XOR A, B A8	XOR A, C A9	XOR A, D AA	XOR A, E AB	XOR A, H AC	XOR A, L AD	XOR A, (HL) AE	XOR A, A AF
B	OR A, B B0	OR A, C B1	OR A, D B2	OR A, E B3	OR A, H B4	OR A, L B5	OR A, (HL) B6	OR A, A B7	CP B B8	CP C B9	CP D BA	CP E BB	CP H BC	CP L BD	CP (HL) BE	CP A BF
C	RET NZ C0	POP BC C1	JP NZ, nn C2nnnn	JP n, nn C3nnnn	CALL NZ, nn C4nnnn	PUSH BC C5	ADD A, n C6nn	RST 0 C7	RETZ C8	RET C9	JP Z, nn CAnnnn	Instruction Prefix CB	CALL Z, nn CBnnnn	CALL nn CDnnnn	ADC A, n CEnn	RST 1 CF
D	RET NC D0	POP DE D1	JP NC, nn D2nnnn	OUT (n), A D3nn	CALL NC, nn D4nnnn	PUSH DE D5	SUB A, n D6nn	RST 2 D7	RETC D8	EXX D9	JP C, nn DAnnnn	IN A, (n) DBnn	CALL C, nn DCnnnn	Instruction Prefix DD	SBC A, n DEnn	RST 3 DF
E	RET PO E0	POP HL E1	JP PO, nn E2nnnn	EX (SP), HL E3	CALL PO, nn E4nnnn	PUSH HL E5	AND A, n E6nn	RST 4 E7	RET PE E8	JP (HL) E9	JP PE, nn EAnnnn	EX DE, HL EB	CALL PE, nn ECnnnn	Instruction Prefix ED	XOR A, n EEnn	RST 5 EF
F	RET P F0	POP AF F1	JP P, nn F2nnnn	DI F3	CALL P, nn F4nnnn	PUSH AF F5	OR A, n F6nn	RST 6 F7	RET N F8	LD SP, HL F9	JP N, nn FAnnnn	EI FB	CALL N, nn FCnnnn	Instruction Prefix FD	CP n FEnn	RST 7 FF

Opcode Matrix Legend

Instruction	Cycle count	Register	Memory	Implicit	Flow	Interrupt	Special	Extension	Undefined	Undocumented
Size bytes	Opcode hex									

Opcodes with prefix 0xCB

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	RLC B CB00nn	RLC C CB01nn	RLC D CB02nn	RLC E CB03nn	RLC H CB04nn	RLC L CB05nn	RLC (HL) CB06nn	RLC A CB07nn	RRC B CB08nn	RRC C CB09nn	RRC D CB0Ann	RRC E CB0Bnn	RRC H CB0Cnn	RRC L CB0Dnn	RRC (HL) CB0Enn	RRC A CB0Fnn
1	RL B CB10nn	RL C CB11nn	RL D CB12nn	RL E CB13nn	RL H CB14nn	RL L CB15nn	RL (HL) CB16nn	RL A CB17nn	RR B CB18nn	RR C CB19nn	RR D CB1Ann	RR E CB1Bnn	RR H CB1Cnn	RR L CB1Dnn	RR (HL) CB1Enn	RR A CB1Fnn
2	SLA B CB20nn	SLA C CB21nn	SLA D CB22nn	SLA E CB23nn	SLA H CB24nn	SLA L CB25nn	SLA (HL) CB26nn	SLA A CB27nn	SRA B CB28nn	SRA C CB29nn	SRA D CB2Ann	SRA E CB2Bnn	SRA H CB2Cnn	SRA L CB2Dnn	SRA (HL) CB2Enn	SRA A CB2Fnn
3	SLL B CB30	SLL C CB31	SLL D CB32	SLL E CB33	SLL H CB34	SLL L CB35	SLL (HL) CB36	SLL A CB37	SRL B CB38nn	SRL C CB39nn	SRL D CB3Ann	SRL E CB3Bnn	SRL H CB3Cnn	SRL L CB3Dnn	SRL (HL) CB3Enn	SRL A CB3Fnn
4	BIT 0, B CB40nn	BIT 0, C CB41nn	BIT 0, D CB42nn	BIT 0, E CB43nn	BIT 0, H CB44nn	BIT 0, L CB45nn	BIT 0, (HL) CB46nn	BIT 0, A CB47nn	BIT 1, B CB48nn	BIT 1, C CB49nn	BIT 1, D CB4Ann	BIT 1, E CB4Bnn	BIT 1, H CB4Cnn	BIT 1, L CB4Dnn	BIT 1, (HL) CB4Enn	BIT 1, A CB4Fnn
5	BIT 2, B CB50nn	BIT 2, C CB51nn	BIT 2, D CB52nn	BIT 2, E CB53nn	BIT 2, H CB54nn	BIT 2, L CB55nn	BIT 2, (HL) CB56nn	BIT 2, A CB57nn	BIT 3, B CB58nn	BIT 3, C CB59nn	BIT 3, D CB5Ann	BIT 3, E CB5Bnn	BIT 3, H CB5Cnn	BIT 3, L CB5Dnn	BIT 3, (HL) CB5Enn	BIT 3, A CB5Fnn
6	BIT 4, B CB60nn	BIT 4, C CB61nn	BIT 4, D CB62nn	BIT 4, E CB63nn	BIT 4, H CB64nn	BIT 4, L CB65nn	BIT 4, (HL) CB66nn	BIT 4, A CB67nn	BIT 5, B CB68nn	BIT 5, C CB69nn	BIT 5, D CB6Ann	BIT 5, E CB6Bnn	BIT 5, H CB6Cnn	BIT 5, L CB6Dnn	BIT 5, (HL) CB6Enn	BIT 5, A CB6Fnn
7	BIT 6, B CB70nn	BIT 6, C CB71nn	BIT 6, D CB72nn	BIT 6, E CB73nn	BIT 6, H CB74nn	BIT 6, L CB75nn	BIT 6, (HL) CB76nn	BIT 6, A CB77nn	BIT 7, B CB78nn	BIT 7, C CB79nn	BIT 7, D CB7Ann	BIT 7, E CB7Bnn	BIT 7, H CB7Cnn	BIT 7, L CB7Dnn	BIT 7, (HL) CB7Enn	BIT 7, A CB7Fnn
8	RES 0, B CB80nn	RES 0, C CB81nn	RES 0, D CB82nn	RES 0, E CB83nn	RES 0, H CB84nn	RES 0, L CB85nn	RES 0, (HL) CB86nn	RES 0, A CB87nn	RES 1, B CB88nn	RES 1, C CB89nn	RES 1, D CB8Ann	RES 1, E CB8Bnn	RES 1, H CB8Cnn	RES 1, L CB8Dnn	RES 1, (HL) CB8Enn	RES 1, A CB8Fnn
9	RES 2, B CB90nn	RES 2, C CB91nn	RES 2, D CB92nn	RES 2, E CB93nn	RES 2, H CB94nn	RES 2, L CB95nn	RES 2, (HL) CB96nn	RES 2, A CB97nn	RES 3, B CB98nn	RES 3, C CB99nn	RES 3, D CB9Ann	RES 3, E CB9Bnn	RES 3, H CB9Cnn	RES 3, L CB9Dnn	RES 3, (HL) CB9Enn	RES 3, A CB9Fnn
A	RES 4, B CBA0nn	RES 4, C CBA1nn	RES 4, D CBA2nn	RES 4, E CBA3nn	RES 4, H CBA4nn	RES 4, L CBA5nn	RES 4, (HL) CBA6nn	RES 4, A CBA7nn	RES 5, B CBA8nn	RES 5, C CBA9nn	RES 5, D CBAAnn	RES 5, E CBABnn	RES 5, H CBAcnn	RES 5, L CBAEnn	RES 5, (HL) CBAFnn	RES 5, A CBBAFnn
B	RES 6, B CBB0nn	RES 6, C CBB1nn	RES 6, D CBB2nn	RES 6, E CBB3nn	RES 6, H CBB4nn	RES 6, L CBB5nn	RES 6, (HL) CBB6nn	RES 6, A CBB7nn	RES 7, B CBB8nn	RES 7, C CBB9nn	RES 7, D CBBAnn	RES 7, E CBBBnn	RES 7, H CBBCnn	RES 7, L CBBDnn	RES 7, (HL) CBBEnn	RES 7, A CBBFnn
C	SET 0, B CBC0nn	SET 0, C CBC1nn	SET 0, D CBC2nn	SET 0, E CBC3nn	SET 0, H CBC4nn	SET 0, L CBC5nn	SET 0, (HL) CBC6nn	SET 0, A CBC7nn	SET 1, B CBC8nn	SET 1, C CBC9nn	SET 1, D CBCAnn	SET 1, E CBCBnn	SET 1, H CBCcnn	SET 1, L CBCEnn	SET 1, (HL) CBCFnn	SET 1, A CBDAFnn
D	SET 2, B CBD0nn	SET 2, C CBD1nn	SET 2, D CBD2nn	SET 2, E CBD3nn	SET 2, H CBD4nn	SET 2, L CBD5nn	SET 2, (HL) CBD6nn	SET 2, A CBD7nn	SET 3, B CBD8nn	SET 3, C CBD9nn	SET 3, D CBDAnn	SET 3, E CBDBnn	SET 3, H CBDcnn	SET 3, L CBDEnn	SET 3, (HL) CBDFnn	SET 3, A CBDAFnn
E	SET 4, B CBE0nn	SET 4, C CBE1nn	SET 4, D CBE2nn	SET 4, E CBE3nn	SET 4, H CBE4nn	SET 4, L CBE5nn	SET 4, (HL) CBE6nn	SET 4, A CBE7nn	SET 5, B CBE8nn	SET 5, C CBE9nn	SET 5, D CBEAnn	SET 5, E CBEBnn	SET 5, H CBEcnn	SET 5, L CBEEnn	SET 5, (HL) CBEFnn	SET 5, A CBDAFnn
F	SET 6, B CBF0nn	SET 6, C CBF1nn	SET 6, D CBF2nn	SET 6, E CBF3nn	SET 6, H CBF4nn	SET 6, L CBF5nn	SET 6, (HL) CBF6nn	SET 6, A CBF7nn	SET 7, B CBF8nn	SET 7, C CBF9nn	SET 7, D CBFAnn	SET 7, E CBFBnn	SET 7, H CBFcnn	SET 7, L CBFEnn	SET 7, (HL) CBFFnn	SET 7, A CBDAFnn

Opcodes with prefix 0xDD

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0										ADD IX,BC 2 15 DD09nn						
1										ADD IX,DE 2 15 DD19nn						
2		LD IX,nn 4 14 DD21nnnn	LD (nn),IX 4 20 DD22nnnn	INC IX 2 10 DD23nn	INC IXh DD24	DEC IXh DD25	LD IXh,n DD26nn			ADD IX,IX 2 15 DD29nn	LD IX,(nn) 4 20 DD2Annnn	DEC IX 2 10 DD2Bnn	INC IXI DD2C	DEC IXI DD2D	LD IXI,n DD2Enn	
3					INC (IX+d) 3 23 DD34nn	DEC (IX+d) 3 23 DD35nn	LD (IX+d),n 4 19 DD36nnnn			ADD IX,SP 2 15 DD39nn						
4					LD B,IXh DD44	LD B,IXI DD45	LD B,(IX+d) 3 19 DD46nn						LD C,IXh DD4C	LD C,IXI DD4D	LD C,(IX+d) 3 19 DD4Enn	
5					LD D,IXh DD54	LD D,IXI DD55	LD D,(IX+d) 3 19 DD56nn						LD E,IXh DD5C	LD E,IXI DD5D	LD E,(IX+d) 3 19 DD5Enn	
6	LD IXh,B DD60	LD IXh,C DD61	LD IXh,D DD62	LD IXh,E DD63	LD IXh,Hh DD64	LD IXh,HI DD65	LD H,(IX+d) 3 19 DD66nn	LD IXh,A DD67	LD IXI,B DD68	LD IXI,C DD69	LD IXI,D DD6A	LD IXI,E DD6B	LD IXI,Hh DD6C	LD IXI,HI DD6D	LD L,(IX+d) 3 19 DD6Enn	LD IXI,A DD6F
7	LD (IX+d),B 3 19 DD70nn	LD (IX+d),C 3 19 DD71nn	LD (IX+d),D 3 19 DD72nn	LD (IX+d),E 3 19 DD73nn	LD (IX+d),H 3 19 DD74nn	LD (IX+d),L 3 19 DD75nn		LD (IX+d),A 3 19 DD77nn					LD A,IXh DD7C	LD A,IXI DD7D	LD A,(IX+d) 3 19 DD7Enn	
8					ADD A,IXh DD84	ADD A,IXI DD85	ADD A,(IX+d) 3 19 DD86nn						ADC A,IXh DD8C	ADC A,IXI DD8D	ADC A,(IX+d) 3 19 DD8Enn	
9					SUB IXh DD94	SUB IXI DD95	SUB A,(IX+d) 3 19 DD96nn						SBC A,IXh DD9C	SBC A,IXI DD9D	SBC A,(IX+d) 1 19 DD9Enn	
A					AND IXh DDA4	AND IXI DDA5	AND A,(IX+d) 3 19 DDA6nn						XOR IXh DDAC	XOR IXI DDAD	XOR A,(IX+d) 3 19 DDAEnn	
B					OR IXh DDB4	OR IXI DDB5	OR A,(IX+d) 3 19 DDB6nn						CP IXh DDBC	CP IXI DDBD	CP (IX+d) 3 19 DDBEnn	
C													Instruction Prefix DDCB			
D																
E		POP IX 2 14 DDE1nn		EX (SP),IX 2 23 DDE3nn		PUSH IX 2 15 DDE5nn				JP (IX) 2 8 DDE9nn						
F										LD SP,IX 2 6 DDF9nn						

Opcodes with prefix 0xDDCB

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	RLC B,(IX+d) DDCBnn00	RLC C,(IX+d) DDCBnn01	RLC D,(IX+d) DDCBnn02	RLC E,(IX+d) DDCBnn03	RLC H,(IX+d) DDCBnn04	RLC L,(IX+d) DDCBnn05	RLC (IX+d) 4 23 DDCBnn06	RLC A,(IX+d) DDCBnn07	RLC B,(IX+d) DDCBnn08	RLC C,(IX+d) DDCBnn09	RLC D,(IX+d) DDCBnn0A	RLC E,(IX+d) DDCBnn0B	RLC H,(IX+d) DDCBnn0C	RLC L,(IX+d) DDCBnn0D	RLC (IX+d) 4 23 DDCBnn0E	RLC A,(IX+d) DDCBnn0F
1	RL R,(IX+d) DDCBnn10	RL C,(IX+d) DDCBnn11	RL D,(IX+d) DDCBnn12	RL E,(IX+d) DDCBnn13	RL H,(IX+d) DDCBnn14	RL L,(IX+d) DDCBnn15	RL (IX+d) 4 23 DDCBnn16	RL A,(IX+d) DDCBnn17	RL B,(IX+d) DDCBnn18	RL C,(IX+d) DDCBnn19	RL D,(IX+d) DDCBnn1A	RL E,(IX+d) DDCBnn1B	RL H,(IX+d) DDCBnn1C	RL L,(IX+d) DDCBnn1D	RL (IX+d) 4 23 DDCBnn1E	RL A,(IX+d) DDCBnn1F
2	SLA B,(IX+d) DDCBnn20	SLA C,(IX+d) DDCBnn21	SLA D,(IX+d) DDCBnn22	SLA E,(IX+d) DDCBnn23	SLA H,(IX+d) DDCBnn24	SLA L,(IX+d) DDCBnn25	SLA (IX+d) 4 23 DDCBnn26	SLA A,(IX+d) DDCBnn27	SLA B,(IX+d) DDCBnn28	SLA C,(IX+d) DDCBnn29	SLA D,(IX+d) DDCBnn2A	SLA E,(IX+d) DDCBnn2B	SLA H,(IX+d) DDCBnn2C	SLA L,(IX+d) DDCBnn2D	SLA (IX+d) 4 23 DDCBnn2E	SLA A,(IX+d) DDCBnn2F
3	SLL B,(IX+d) DDCBnn30	SLL C,(IX+d) DDCBnn31	SLL D,(IX+d) DDCBnn32	SLL E,(IX+d) DDCBnn33	SLL H,(IX+d) DDCBnn34	SLL L,(IX+d) DDCBnn35	SLL (IX+d) 4 23 DDCBnn36	SLL A,(IX+d) DDCBnn37	SLL B,(IX+d) DDCBnn38	SLL C,(IX+d) DDCBnn39	SLL D,(IX+d) DDCBnn3A	SLL E,(IX+d) DDCBnn3B	SLL H,(IX+d) DDCBnn3C	SLL L,(IX+d) DDCBnn3D	SLL (IX+d) 4 23 DDCBnn3E	SLL A,(IX+d) DDCBnn3F
4	BIT 0,(IX+d) DDCBnn40	BIT 0,(IX+d) DDCBnn41	BIT 0,(IX+d) DDCBnn42	BIT 0,(IX+d) DDCBnn43	BIT 0,(IX+d) DDCBnn44	BIT 0,(IX+d) DDCBnn45	BIT 0,(IX+d) 4 20 DDCBnn46	BIT 0,(IX+d) DDCBnn47	BIT 1,(IX+d) DDCBnn48	BIT 1,(IX+d) DDCBnn49	BIT 1,(IX+d) DDCBnn4A	BIT 1,(IX+d) DDCBnn4B	BIT 1,(IX+d) DDCBnn4C	BIT 1,(IX+d) DDCBnn4D	BIT 1,(IX+d) 4 20 DDCBnn4E	BIT 1,(IX+d) DDCBnn4F
5	BIT 2,(IX+d) DDCBnn50	BIT 2,(IX+d) DDCBnn51	BIT 2,(IX+d) DDCBnn52	BIT 2,(IX+d) DDCBnn53	BIT 2,(IX+d) DDCBnn54	BIT 2,(IX+d) DDCBnn55	BIT 2,(IX+d) 4 20 DDCBnn56	BIT 2,(IX+d) DDCBnn57	BIT 3,(IX+d) DDCBnn58	BIT 3,(IX+d) DDCBnn59	BIT 3,(IX+d) DDCBnn5A	BIT 3,(IX+d) DDCBnn5B	BIT 3,(IX+d) DDCBnn5C	BIT 3,(IX+d) DDCBnn5D	BIT 3,(IX+d) 4 20 DDCBnn5E	BIT 3,(IX+d) DDCBnn5F
6	BIT 4,(IX+d) DDCBnn60	BIT 4,(IX+d) DDCBnn61	BIT 4,(IX+d) DDCBnn62	BIT 4,(IX+d) DDCBnn63	BIT 4,(IX+d) DDCBnn64	BIT 4,(IX+d) DDCBnn65	BIT 4,(IX+d) 4 20 DDCBnn66	BIT 4,(IX+d) DDCBnn67	BIT 5,(IX+d) DDCBnn68	BIT 5,(IX+d) DDCBnn69	BIT 5,(IX+d) DDCBnn6A	BIT 5,(IX+d) DDCBnn6B	BIT 5,(IX+d) DDCBnn6C	BIT 5,(IX+d) DDCBnn6D	BIT 5,(IX+d) 4 20 DDCBnn6E	BIT 5,(IX+d) DDCBnn6F
7	BIT 6,(IX+d) DDCBnn70	BIT 6,(IX+d) DDCBnn71	BIT 6,(IX+d) DDCBnn72	BIT 6,(IX+d) DDCBnn73	BIT 6,(IX+d) DDCBnn74	BIT 6,(IX+d) DDCBnn75	BIT 6,(IX+d) 4 20 DDCBnn76	BIT 6,(IX+d) DDCBnn77	BIT 7,(IX+d) DDCBnn78	BIT 7,(IX+d) DDCBnn79	BIT 7,(IX+d) DDCBnn7A	BIT 7,(IX+d) DDCBnn7B	BIT 7,(IX+d) DDCBnn7C	BIT 7,(IX+d) DDCBnn7D	BIT 7,(IX+d) 4 20 DDCBnn7E	BIT 7,(IX+d) DDCBnn7F
8	RES B,0, (IX+nn) DDCBnn80	RES C,0, (IX+nn) DDCBnn81	RES D,0, (IX+nn) DDCBnn82	RES E,0, (IX+nn) DDCBnn83	RES H,0, (IX+nn) DDCBnn84	RES L,0, (IX+nn) DDCBnn85	RES 0,(IX+d) 4 23 DDCBnn86	RES A,0, (IX+nn) DDCBnn87	RES B,1, (IX+nn) DDCBnn88	RES C,1, (IX+nn) DDCBnn89	RES D,1, (IX+nn) DDCBnn8A	RES E,1, (IX+nn) DDCBnn8B	RES H,1, (IX+nn) DDCBnn8C	RES L,1, (IX+nn) DDCBnn8D	RES 1,(IX+d) 4 23 DDCBnn8E	RES A,1, (IX+nn) DDCBnn8F
9	RES B,2, (IX+nn) DDCBnn90	RES C,2, (IX+nn) DDCBnn91	RES D,2, (IX+nn) DDCBnn92	RES E,2, (IX+nn) DDCBnn93	RES H,2, (IX+nn) DDCBnn94	RES L,2, (IX+nn) DDCBnn95	RES 2,(IX+d) 4 23 DDCBnn96	RES A,2, (IX+nn) DDCBnn97	RES B,3, (IX+nn) DDCBnn98	RES C,3, (IX+nn) DDCBnn99	RES D,3, (IX+nn) DDCBnn9A	RES E,3, (IX+nn) DDCBnn9B	RES H,3, (IX+nn) DDCBnn9C	RES L,3, (IX+nn) DDCBnn9D	RES 3,(IX+d) 4 23 DDCBnn9E	RES A,3, (IX+nn) DDCBnn9F
A	RES B,4, (IX+nn) DDCBnnA0	RES C,4, (IX+nn) DDCBnnA1	RES D,4, (IX+nn) DDCBnnA2	RES E,4, (IX+nn) DDCBnnA3	RES H,4, (IX+nn) DDCBnnA4	RES L,4, (IX+nn) DDCBnnA5	RES 4,(IX+d) 4 23 DDCBnnA6	RES A,4, (IX+nn) DDCBnnA7	RES B,5, (IX+nn) DDCBnnA8	RES C,5, (IX+nn) DDCBnnA9	RES D,5, (IX+nn) DDCBnnAA	RES E,5, (IX+nn) DDCBnnAB	RES H,5, (IX+nn) DDCBnnAC	RES L,5, (IX+nn) DDCBnnAD	RES 5,(IX+d) 4 23 DDCBnnAE	RES A,5, (IX+nn) DDCBnnAF
B	RES B,6, (IX+nn) DDCBnnB0	RES C,6, (IX+nn) DDCBnnB1	RES D,6, (IX+nn) DDCBnnB2	RES E,6, (IX+nn) DDCBnnB3	RES H,6, (IX+nn) DDCBnnB4	RES L,6, (IX+nn) DDCBnnB5	RES 6,(IX+d) 4 23 DDCBnnB6	RES A,6, (IX+nn) DDCBnnB7	RES B,7, (IX+nn) DDCBnnB8	RES C,7, (IX+nn) DDCBnnB9	RES D,7, (IX+nn) DDCBnnBA	RES E,7, (IX+nn) DDCBnnBB	RES H,7, (IX+nn) DDCBnnBC	RES L,7, (IX+nn) DDCBnnBD	RES 7,(IX+d) 4 23 DDCBnnBE	RES A,7, (IX+nn) DDCBnnBF
C	SET B,0, (IX+nn) DDCBnnC0	SET C,0, (IX+nn) DDCBnnC1	SET D,0, (IX+nn) DDCBnnC2	SET E,0, (IX+nn) DDCBnnC3	SET H,0, (IX+nn) DDCBnnC4	SET L,0, (IX+nn) DDCBnnC5	SET 0,(IX+d) 4 23 DDCBnnC6	SET A,0, (IX+nn) DDCBnnC7	SET B,1, (IX+nn) DDCBnnC8	SET C,1, (IX+nn) DDCBnnC9	SET D,1, (IX+nn) DDCBnnCA	SET E,1, (IX+nn) DDCBnnCB	SET H,1, (IX+nn) DDCBnnCC	SET L,1, (IX+nn) DDCBnnCD	SET 1,(IX+d) 4 23 DDCBnnCE	SET A,1, (IX+nn) DDCBnnCF
D	SET B,2, (IX+nn) DDCBnnD0	SET C,2, (IX+nn) DDCBnnD1	SET D,2, (IX+nn) DDCBnnD2	SET E,2, (IX+nn) DDCBnnD3	SET H,2, (IX+nn) DDCBnnD4	SET L,2, (IX+nn) DDCBnnD5	SET 2,(IX+d) 4 23 DDCBnnD6	SET A,2, (IX+nn) DDCBnnD7	SET B,3, (IX+nn) DDCBnnD8	SET C,3, (IX+nn) DDCBnnD9	SET D,3, (IX+nn) DDCBnnDA	SET E,3, (IX+nn) DDCBnnDB	SET H,3, (IX+nn) DDCBnnDC	SET L,3, (IX+nn) DDCBnnDD	SET 3,(IX+d) 4 23 DDCBnnDE	SET A,3, (IX+nn) DDCBnnDF
E	SET B,4, (IX+nn) DDCBnnE0	SET C,4, (IX+nn) DDCBnnE1	SET D,4, (IX+nn) DDCBnnE2	SET E,4, (IX+nn) DDCBnnE3	SET H,4, (IX+nn) DDCBnnE4	SET L,4, (IX+nn) DDCBnnE5	SET 4,(IX+d) 4 23 DDCBnnE6	SET A,4, (IX+nn) DDCBnnE7	SET B,5, (IX+nn) DDCBnnE8	SET C,5, (IX+nn) DDCBnnE9	SET D,5, (IX+nn) DDCBnnEA	SET E,5, (IX+nn) DDCBnnEB	SET H,5, (IX+nn) DDCBnnEC	SET L,5, (IX+nn) DDCBnnED	SET 5,(IX+d) 4 23 DDCBnnEE	SET A,5, (IX+nn) DDCBnnEF
F	SET B,6, (IX+nn) DDCBnnF0	SET C,6, (IX+nn) DDCBnnF1	SET D,6, (IX+nn) DDCBnnF2	SET E,6, (IX+nn) DDCBnnF3	SET H,6, (IX+nn) DDCBnnF4	SET L,6, (IX+nn) DDCBnnF5	SET 6,(IX+d) 4 23 DDCBnnF6	SET A,6, (IX+nn) DDCBnnF7	SET B,7, (IX+nn) DDCBnnF8	SET C,7, (IX+nn) DDCBnnF9	SET D,7, (IX+nn) DDCBnnFA	SET E,7, (IX+nn) DDCBnnFB	SET H,7, (IX+nn) DDCBnnFC	SET L,7, (IX+nn) DDCBnnFD	SET 7,(IX+d) 4 23 DDCBnnFE	SET A,7, (IX+nn) DDCBnnFF

Opcodes with prefix 0xED

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0																
1																
2																
3																
4	IN B,(C) ED40nn 12	OUT (C),B ED41nn 12	SBC HL,BC ED42nn 15	LD (nn),BC ED43nnnn 20	NEG ED44nn 4	RETN ED45nn 14	IM0 ED46nn 8	LD I,A ED47nn 4	IN C,(C) ED48nn 12	OUT (C),C ED49nn 12	ADC HL,BC ED4Annn 15	LD BC,(nn) ED4Bnnnn 20		RETI ED4Dnn 14		LD R,A ED4Fnn 4
5	IN D,(C) ED50nn 12	OUT (C),D ED51nn 12	SBC HL,DE ED52nn 15	LD (nn),DE ED53nnnn 20			IM1 ED55nn 8	LD A,I ED57nn 9	IN E,(C) ED58nn 12	OUT (C),E ED59nn 12	ADC HL,DE ED5Annn 15	LD DE,(nn) ED5Bnnnn 20			IM2 ED5Enn 8	LD A,R ED5Fnn 9
6	IN H,(C) ED60nn 12	OUT (C),H ED61nn 12	SBC HL,HL ED62nn 15	LD (nn),HL ED63nnnn 20				RRD (HL) ED67nn 18	IN L,(C) ED68nn 12	OUT (C),L ED69nn 12	ADC HL,HL ED6Annn 15	LD HL,(nn) ED6Bnnnn 20				RLD (HL) ED6Fnn 18
7	IN F,(C) ED70nn 12	OUT (C),F ED71nn 12	SBC HL,SP ED72nn 15	LD (nn),SP ED73nnnn 20						OUT (C),A ED79nn 12	ADC HL,SP ED7Annn 15	LD SP,(nn) ED7Bnnnn 20				
8																
9																
A	LDI EDA0nn 16	CPI EDA1nn 16	INI EDA2nn 16	OUTI EDA3nn 16					LDD EDA8nn 16	CPD EDA9nn 16	IND EDAAnnn 16	OUTD EDABnn 16				
B	LDIR EDB0nn 21	CPDR EDB1nn 21	INIR EDB2nn 21	OUTDR EDB3nn 21					LDDR EDB8nn 21	CPDR EDB9nn 21	INDR EDBAnnn 21	OUTDR EDBBnn 21				
C																
D																
E																
F																

Opcodes with prefix 0xFD

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0										ADD IY,BC FD09nn 15						
1										ADD IY,DE FD19nn 15						
2		LD IY,nn FD21nnnn 14	LD (nn),IY FD22nnnn 20	INC IY FD23nn 10	INC IYh FD24 10	DEC IYh FD25 10	LD IYh,n FD26nn 10			ADD IY,IY FD29nn 15	LD IY,(nn) FD2Annnn 20	DEC IY FD2Bnn 10	INC M FD2C 10	DEC M FD2D 10	LD M,n FD2Enn 10	
3					INC (IY+d) FD34nn 23	DEC (IY+d) FD35nn 23	LD (IY+d),n FD36nnnn 19			ADD IY,SP FD39nn 15						
4					LD B,IYh FD44 19	LD B,IY FD45 19	LD B,(IY+d) FD46nn 19						LD C,IYh FD4C 19	LD C,IY FD4D 19	LD C,(IY+d) FD4Enn 19	
5					LD D,IYh FD54 19	LD D,IY FD55 19	LD D,(IY+d) FD56nn 19						LD E,IYh FD5C 19	LD E,IY FD5D 19	LD E,(IY+d) FD5Enn 19	
6	LD IYh,B FD60 19	LD IYh,C FD61 19	LD IYh,D FD62 19	LD IYh,E FD63 19	LD IYh,IYh FD64 19	LD IYh,IYI FD65 19	LD H,(IY+d) FD66nn 19	LD IYh,A FD67 19	LD IYh,B FD68 19	LD IYh,C FD69 19	LD IYh,D FD6A 19	LD IYh,E FD6B 19	LD IYh,IYh FD6C 19	LD IYh,IYI FD6D 19	LD L,(IY+d) FD6Enn 19	LD IYh,A FD6F 19
7	LD (IY+d),B FD70nn 19	LD (IY+d),C FD71nn 19	LD (IY+d),D FD72nn 19	LD (IY+d),E FD73nn 19	LD (IY+d),H FD74nn 19	LD (IY+d),L FD75nn 19		LD (IY+d),A FD77nn 19					LD A,IYh FD7C 19	LD A,IY FD7D 19	LD A,(IY+d) FD7Enn 19	
8					ADD A,IYh FD84 19	ADD A,IY FD85 19	ADD A,(IY+d) FD86nn 19						ADC A,IYh FD8C 19	ADC A,IY FD8D 19	ADC A,(IY+d) FD8Enn 19	
9					SUB IYh FD94 19	SUB IY FD95 19	SUB A,(IY+d) FD96nn 19						SBC A,IYh FD9C 19	SBC A,IY FD9D 19	SBC A,(IY+d) FD9Enn 19	
A					AND IYh FDA4 19	AND IY FDA5 19	AND A,(IY+d) FDA6nn 19						XOR IYh FDAC 19	XOR IY FDAD 19	XOR A,(IY+d) FDAEnn 19	
B					OR IYh FDB4 19	OR IY FDB5 19	OR A,(IY+d) FDB6nn 19						CP IYh FDBC 19	CP IY FDBD 19	CP (IY+d) FDBEnn 19	
C												Instruction Prefix FDCB				
D																
E		POP IY FDE1nn 14		EX (SP),IY FDE3nn 23		PUSH IY FDE5nn 15				JP (M) FDE9nn 8						
F										LD SP,IY FDF9nn 6						

Opcodes with prefix 0xFDCB

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	RLC B,(Y+d) FDCBnn00	RLC C,(Y+d) FDCBnn01	RLC D,(Y+d) FDCBnn02	RLC E,(Y+d) FDCBnn03	RLC H,(Y+d) FDCBnn04	RLC L,(Y+d) FDCBnn05	RLC (Y+d) FDCBnn06	RLC A,(Y+d) FDCBnn07	RRC B,(Y+d) FDCBnn08	RRC C,(Y+d) FDCBnn09	RRC D,(Y+d) FDCBnn0A	RRC E,(Y+d) FDCBnn0B	RRC H,(Y+d) FDCBnn0C	RRC L,(Y+d) FDCBnn0D	RRC (Y+d) FDCBnn0E	RRC A,(Y+d) FDCBnn0F
1	RL B,(Y+d) FDCBnn10	RL C,(Y+d) FDCBnn11	RL D,(Y+d) FDCBnn12	RL E,(Y+d) FDCBnn13	RL H,(Y+d) FDCBnn14	RL L,(Y+d) FDCBnn15	RL (Y+d) FDCBnn16	RL A,(Y+d) FDCBnn17	RR B,(Y+d) FDCBnn18	RR C,(Y+d) FDCBnn19	RR D,(Y+d) FDCBnn1A	RR E,(Y+d) FDCBnn1B	RR H,(Y+d) FDCBnn1C	RR L,(Y+d) FDCBnn1D	RR (Y+d) FDCBnn1E	RR A,(Y+d) FDCBnn1F
2	SLA B,(Y+d) FDCBnn20	SLA C,(Y+d) FDCBnn21	SLA D,(Y+d) FDCBnn22	SLA E,(Y+d) FDCBnn23	SLA H,(Y+d) FDCBnn24	SLA L,(Y+d) FDCBnn25	SLA (Y+d) FDCBnn26	SLA A,(Y+d) FDCBnn27	SRA B,(Y+d) FDCBnn28	SRA C,(Y+d) FDCBnn29	SRA D,(Y+d) FDCBnn2A	SRA E,(Y+d) FDCBnn2B	SRA H,(Y+d) FDCBnn2C	SRA L,(Y+d) FDCBnn2D	SRA (Y+d) FDCBnn2E	SRA A,(Y+d) FDCBnn2F
3	SLL B,(Y+d) FDCBnn30	SLL C,(Y+d) FDCBnn31	SLL D,(Y+d) FDCBnn32	SLL E,(Y+d) FDCBnn33	SLL H,(Y+d) FDCBnn34	SLL L,(Y+d) FDCBnn35	SLL (Y+d) FDCBnn36	SLL A,(Y+d) FDCBnn37	SRL B,(Y+d) FDCBnn38	SRL C,(Y+d) FDCBnn39	SRL D,(Y+d) FDCBnn3A	SRL E,(Y+d) FDCBnn3B	SRL H,(Y+d) FDCBnn3C	SRL L,(Y+d) FDCBnn3D	SRL (Y+d) FDCBnn3E	SRL A,(Y+d) FDCBnn3F
4	BIT 0,(Y+d) FDCBnn40	BIT 0,(Y+d) FDCBnn41	BIT 0,(Y+d) FDCBnn42	BIT 0,(Y+d) FDCBnn43	BIT 0,(Y+d) FDCBnn44	BIT 0,(Y+d) FDCBnn45	BIT 0,(Y+d) FDCBnn46	BIT 0,(Y+d) FDCBnn47	BIT 1,(Y+d) FDCBnn48	BIT 1,(Y+d) FDCBnn49	BIT 1,(Y+d) FDCBnn4A	BIT 1,(Y+d) FDCBnn4B	BIT 1,(Y+d) FDCBnn4C	BIT 1,(Y+d) FDCBnn4D	BIT 1,(Y+d) FDCBnn4E	BIT 1,(Y+d) FDCBnn4F
5	BIT 2,(Y+d) FDCBnn50	BIT 2,(Y+d) FDCBnn51	BIT 2,(Y+d) FDCBnn52	BIT 2,(Y+d) FDCBnn53	BIT 2,(Y+d) FDCBnn54	BIT 2,(Y+d) FDCBnn55	BIT 2,(Y+d) FDCBnn56	BIT 2,(Y+d) FDCBnn57	BIT 3,(Y+d) FDCBnn58	BIT 3,(Y+d) FDCBnn59	BIT 3,(Y+d) FDCBnn5A	BIT 3,(Y+d) FDCBnn5B	BIT 3,(Y+d) FDCBnn5C	BIT 3,(Y+d) FDCBnn5D	BIT 3,(Y+d) FDCBnn5E	BIT 3,(Y+d) FDCBnn5F
6	BIT 4,(Y+d) FDCBnn60	BIT 4,(Y+d) FDCBnn61	BIT 4,(Y+d) FDCBnn62	BIT 4,(Y+d) FDCBnn63	BIT 4,(Y+d) FDCBnn64	BIT 4,(Y+d) FDCBnn65	BIT 4,(Y+d) FDCBnn66	BIT 4,(Y+d) FDCBnn67	BIT 5,(Y+d) FDCBnn68	BIT 5,(Y+d) FDCBnn69	BIT 5,(Y+d) FDCBnn6A	BIT 5,(Y+d) FDCBnn6B	BIT 5,(Y+d) FDCBnn6C	BIT 5,(Y+d) FDCBnn6D	BIT 5,(Y+d) FDCBnn6E	BIT 5,(Y+d) FDCBnn6F
7	BIT 6,(Y+d) FDCBnn70	BIT 6,(Y+d) FDCBnn71	BIT 6,(Y+d) FDCBnn72	BIT 6,(Y+d) FDCBnn73	BIT 6,(Y+d) FDCBnn74	BIT 6,(Y+d) FDCBnn75	BIT 6,(Y+d) FDCBnn76	BIT 6,(Y+d) FDCBnn77	BIT 7,(Y+d) FDCBnn78	BIT 7,(Y+d) FDCBnn79	BIT 7,(Y+d) FDCBnn7A	BIT 7,(Y+d) FDCBnn7B	BIT 7,(Y+d) FDCBnn7C	BIT 7,(Y+d) FDCBnn7D	BIT 7,(Y+d) FDCBnn7E	BIT 7,(Y+d) FDCBnn7F
8	RES B,0, (Y+nn) FDCBnn80	RES C,0, (Y+nn) FDCBnn81	RES D,0, (Y+nn) FDCBnn82	RES E,0, (Y+nn) FDCBnn83	RES H,0, (Y+nn) FDCBnn84	RES L,0, (Y+nn) FDCBnn85	RES 0,(Y+d) FDCBnn86	RES A,0, (Y+nn) FDCBnn87	RES B,1, (Y+nn) FDCBnn88	RES C,1, (Y+nn) FDCBnn89	RES D,1, (Y+nn) FDCBnn8A	RES E,1, (Y+nn) FDCBnn8B	RES H,1, (Y+nn) FDCBnn8C	RES L,1, (Y+nn) FDCBnn8D	RES 1,(Y+d) FDCBnn8E	RES A,1, (Y+nn) FDCBnn8F
9	RES B,2, (Y+nn) FDCBnn90	RES C,2, (Y+nn) FDCBnn91	RES D,2, (Y+nn) FDCBnn92	RES E,2, (Y+nn) FDCBnn93	RES H,2, (Y+nn) FDCBnn94	RES L,2, (Y+nn) FDCBnn95	RES 2,(Y+d) FDCBnn96	RES A,2, (Y+nn) FDCBnn97	RES B,3, (Y+nn) FDCBnn98	RES C,3, (Y+nn) FDCBnn99	RES D,3, (Y+nn) FDCBnn9A	RES E,3, (Y+nn) FDCBnn9B	RES H,3, (Y+nn) FDCBnn9C	RES L,3, (Y+nn) FDCBnn9D	RES 3,(Y+d) FDCBnn9E	RES A,3, (Y+nn) FDCBnn9F
A	RES B,4, (Y+nn) FDCBnnA0	RES C,4, (Y+nn) FDCBnnA1	RES D,4, (Y+nn) FDCBnnA2	RES E,4, (Y+nn) FDCBnnA3	RES H,4, (Y+nn) FDCBnnA4	RES L,4, (Y+nn) FDCBnnA5	RES 4,(Y+d) FDCBnnA6	RES A,4, (Y+nn) FDCBnnA7	RES B,5, (Y+nn) FDCBnnA8	RES C,5, (Y+nn) FDCBnnA9	RES D,5, (Y+nn) FDCBnnAA	RES E,5, (Y+nn) FDCBnnAB	RES H,5, (Y+nn) FDCBnnAC	RES L,5, (Y+nn) FDCBnnAD	RES 5,(Y+d) FDCBnnAE	RES A,5, (Y+nn) FDCBnnAF
B	RES B,6, (Y+nn) FDCBnnB0	RES C,6, (Y+nn) FDCBnnB1	RES D,6, (Y+nn) FDCBnnB2	RES E,6, (Y+nn) FDCBnnB3	RES H,6, (Y+nn) FDCBnnB4	RES L,6, (Y+nn) FDCBnnB5	RES 6,(Y+d) FDCBnnB6	RES A,6, (Y+nn) FDCBnnB7	RES B,7, (Y+nn) FDCBnnB8	RES C,7, (Y+nn) FDCBnnB9	RES D,7, (Y+nn) FDCBnnBA	RES E,7, (Y+nn) FDCBnnBB	RES H,7, (Y+nn) FDCBnnBC	RES L,7, (Y+nn) FDCBnnBD	RES 7,(Y+d) FDCBnnBE	RES A,7, (Y+nn) FDCBnnBF
C	SET B,0, (Y+nn) FDCBnnC0	SET C,0, (Y+nn) FDCBnnC1	SET D,0, (Y+nn) FDCBnnC2	SET E,0, (Y+nn) FDCBnnC3	SET H,0, (Y+nn) FDCBnnC4	SET L,0, (Y+nn) FDCBnnC5	SET 0,(Y+d) FDCBnnC6	SET A,0, (Y+nn) FDCBnnC7	SET B,1, (Y+nn) FDCBnnC8	SET C,1, (Y+nn) FDCBnnC9	SET D,1, (Y+nn) FDCBnnCA	SET E,1, (Y+nn) FDCBnnCB	SET H,1, (Y+nn) FDCBnnCC	SET L,1, (Y+nn) FDCBnnCD	SET 1,(Y+d) FDCBnnCE	SET A,1, (Y+nn) FDCBnnCF
D	SET B,2, (Y+nn) FDCBnnD0	SET C,2, (Y+nn) FDCBnnD1	SET D,2, (Y+nn) FDCBnnD2	SET E,2, (Y+nn) FDCBnnD3	SET H,2, (Y+nn) FDCBnnD4	SET L,2, (Y+nn) FDCBnnD5	SET 2,(Y+d) FDCBnnD6	SET A,2, (Y+nn) FDCBnnD7	SET B,3, (Y+nn) FDCBnnD8	SET C,3, (Y+nn) FDCBnnD9	SET D,3, (Y+nn) FDCBnnDA	SET E,3, (Y+nn) FDCBnnDB	SET H,3, (Y+nn) FDCBnnDC	SET L,3, (Y+nn) FDCBnnDD	SET 3,(Y+d) FDCBnnDE	SET A,3, (Y+nn) FDCBnnDF
E	SET B,4, (Y+nn) FDCBnnE0	SET C,4, (Y+nn) FDCBnnE1	SET D,4, (Y+nn) FDCBnnE2	SET E,4, (Y+nn) FDCBnnE3	SET H,4, (Y+nn) FDCBnnE4	SET L,4, (Y+nn) FDCBnnE5	SET 4,(Y+d) FDCBnnE6	SET A,4, (Y+nn) FDCBnnE7	SET B,5, (Y+nn) FDCBnnE8	SET C,5, (Y+nn) FDCBnnE9	SET D,5, (Y+nn) FDCBnnEA	SET E,5, (Y+nn) FDCBnnEB	SET H,5, (Y+nn) FDCBnnEC	SET L,5, (Y+nn) FDCBnnED	SET 5,(Y+d) FDCBnnEE	SET A,5, (Y+nn) FDCBnnEF
F	SET B,6, (Y+nn) FDCBnnF0	SET C,6, (Y+nn) FDCBnnF1	SET D,6, (Y+nn) FDCBnnF2	SET E,6, (Y+nn) FDCBnnF3	SET H,6, (Y+nn) FDCBnnF4	SET L,6, (Y+nn) FDCBnnF5	SET 6,(Y+d) FDCBnnF6	SET A,6, (Y+nn) FDCBnnF7	SET B,7, (Y+nn) FDCBnnF8	SET C,7, (Y+nn) FDCBnnF9	SET D,7, (Y+nn) FDCBnnFA	SET E,7, (Y+nn) FDCBnnFB	SET H,7, (Y+nn) FDCBnnFC	SET L,7, (Y+nn) FDCBnnFD	SET 7,(Y+d) FDCBnnFE	SET A,7, (Y+nn) FDCBnnFF